Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Circuit design of current driving A/D converter

전류 구동형 A/D converter 회로 설계

  • 이종규 (금오공과대학교 전자공학부) ;
  • 오우진 (금오공과대학교 전자공학부) ;
  • 김명식 (금오공과대학교 전자공학부)
  • Published : 2007.11.30
Download PDF
⟨ Previous Next ⟩

Abstract

Multi-stage folding A/D converter circuit with $0.25{\mu}m$ N-well CMOS technology is designed. This A/D converter consists of a transconductance circuit, linear folder circuit and 1bit A/D converter circuit. In H-spice simulation results, linear folder circuits having high linearity can be obtained when the current mode is used instead of voltage mode. And in case of 6bit, the delay time is limited about 40ns. From this results, 6bit 25MSPS A/D converter circuit can be realized.

[ $0.25{\mu}m$ ] N-well CMOS 공정기술을 이용하여 전류 구동형 A/D 변환기 회로를 설계하였다. 설계된 회로도에는 트랜스컨덕턴스(transconductance), 선형 폴더(folder) 회로 및 1 비트 A/D 변환기로 구성되어 있다. 트렌스컨덕턴스 회로를 이용하여 입력전압을 전류로 변환시킨 후 변환된 전류신호를 이용하여 선형성이 매우 양호한 폴더 회로를 얻을 수 있었다. 폴더 회로를 다단으로 종속접속시킴으로써 n비트 A/D 변환기로 확장할 수 있다. 본 연구에서 설계된 A/D 변환기는 대략 25MSPS으로 구동할 수 있는 6비트 A/D 변환기 회로이다.

Keywords

References

  1. Alan B. Grebene, 'Bipolar and MOS Analog Integrated Circuit Design', John Wiley & Sons, 1991
  2. David F. Hoeschele, Jr. 'Analog-to-Digital and Digital-to- Analog Conversion Techniques', John Wiley & Sons, 1994
  3. 이승훈, 김범섭, 송민규, 최중호, 'CMOS 아날로그/혼성모드 집적시스템 설계(하)', 시스마 프레스, 1999
  4. Stepen H. Lewise, 'Video-Rate Analog-to-Digital Conversion using Pipelined Architectures.' Ph. D, Thesis, University of Califonia at Berkeley, Nov. 18, 1987
  5. Behzad Razavi, ' Principles of Data Conversion System Design.' IEEE Press, 1995
  6. Bang-Sup Song, Seung-Hoon Lee, and Michael F. Tompsett, 'A 10-b 15-MHz CMOS Recycling Two-Step A/D converter', IEEE J. Solid-State Circuits, Vol. 25, No. 6, pp. 1328-1338, Dec. 1990 https://doi.org/10.1109/4.62176
  7. Behzad Razavi and Bruce A. Wooley, 'A 12-b 5-Msample/s Two-Step CMOS A/D Converter', IEEE J. Solid-State Circuits, Vol. 27, No. 12, pp. 1667-1678. Dec. 1992 https://doi.org/10.1109/4.173092
  8. Stephen H. Lewis and Paul R. Gray, 'A Pipelined 5-Msample/s 9-bit Analog-to Digital Converter', IEEE J. Solid-State Circuits, Vol. SC-22, No. 6, pp. 351-358, Dec. 1987
  9. Bang-Sup Song, Michael F. Tompsett, and Kadaba R. Lakshmikumar, 'A 12-bit 1-Msample/s Capacitor Error-Averaging Pipelined A/D converter', IEEE J. Solid-State Circuits, Vol. 12, No. 6, pp. 1324-1333, Dec. 1988
  10. Stephen H. Lewis, 'Optimizing the Stage Resolution in Pipelined, Multistage, Analog-to Digital Converters for Video-Rate Applications', IEEE Trans. on Circuits and System, Vol. 39, No.8, pp.516-523, Aug. 1992 https://doi.org/10.1109/82.168943
  11. C. J. van Valburg and R. J. van de Plassche, 'An 8-b 650-Mhz Folding ADC', IEEE J. Solid-State Circuits, Vol. 27, No. 12, pp. 1662-1666, Dec. 1992 https://doi.org/10.1109/4.173091
  12. Bram Nauta and Ardie G. W. Venes, 'A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter', IEEE J. Solid-State Circuits, Vol. 30, No. 12, pp.1302-1308, Dec. 1995 https://doi.org/10.1109/4.482155
  13. Ardie G. W Venes and Rudy J. van de Plassche, 'An 80- MHz, 80-mW, 8-b CMOS Folding A/D Converter with Distributed Traek-and-Hold Preprocessing', IEEE J. Solid-State Circuits, Vol. 31, No. 12, pp. 1846-1853, Sep. 1996 https://doi.org/10.1109/4.545804