Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of ADC with Multi SHA Structure which for High Data Communication

고속 데이터 통신을 위한 다중Multi SHA구조를 갖는 ADC설계

  • 김선엽 (남서울대학교 정보통신공학과)
  • Published : 2007.09.29
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, ADC with multi SHA structure is proposed for high speed operation. The proposed structure incorporates a multi SHA block that consists of multiple SHAs of identical characteristics in parallel to improve the conversion speed. The designed multi SHA is operated by non-overlapping clocks and the sampling speed can be improved by increasing the number of multiplexed SHAs. Pipelined A/D converter, applying the proposed structure, is designed to satisfy requirement of analog front-end of VDSL modem. The measured INL and DNL of designed A/D converter are $0.52LSB{\sim}-0.50LSB$ and $0.80LSB{\sim}-0.76LSB$, respectively. It satisfies the design specifications for VDSL modems. The simulated SNR is about 66dB which corresponds to a 10.7 bit resolution. The power consumption is 24.32mW.

본 논문에서는 고속 동작을 위한 다중 SHA(sample and hold amplifier) 구조의 파이프라인 A/D 변환기(analog-to-digital converter)를 제안하였다. 제안된 구조는 변환 속도를 높이기 위해, 동일한 SHA를 병렬로 하는 다중 SHA를 구성하였다. 이를 비중첩 클럭(nonoverlapping clock)에서 동작하도록 하여 셀을 구성하는 SHA의 수와 비례한 빠른 샘플링 속도를 얻을 수 있도록 하였다. 제안된 구조를 적용하여 VDSL(very high-speed digital subscriber line) 모뎀의 아날로그 front-end단의 요구 사항을 만족하는 파이프라인 A/D 변환기를 설계하였다. 설계된 A/D 변환기의 DNL(differential nonlinearity)과 INL(integral nonlinearity)은 각각 $0.52LSB{\sim}-0.50LSB,\;0.80LSB{\sim}-0.76LSB$의 특성을 나타내어 설계 사양을 만족함을 확인하였다. 또한 2048 point 대한 FFT를 수행한 결과 SNR이 약 66dB로 10.7비트의 해상도가 얻어짐을 확인하였으며, 전력 소모는 24.32mW로 측정되었다.

Keywords

References

  1. Stephen H. Lewis and Paul R. Gray, 'A pipelined 5-M Sample/s 9-bit Analog-to- Digital Converter,' IEEE journal of Solid- State Circuits, vol 22, no. 6, Dec. 1987
  2. M. Ishkiawa and T. Tsukahara, 'An8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H,' IEEE J. SolidState Circuits, vol. 24, pp. 1485-1491, Dec. 1992
  3. Michio Yotsuyanagi, Toshiyuki Etoh, and Kazumi Hirata, 'A 10-b 50-MHz pipelined CMOS A/D Converter with S/H,' IEEE J. Solid-State Circuits vol. 28 no.3 pp. 292-300, Mar. 1990 https://doi.org/10.1109/4.209996
  4. Y. Lin, B. Kim, and P. Gray, 'A 13-bit 2.5-MHz self-calibrated pipelined A/D converter in 3-$\mu$m CMOS,' IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 628-636, Apr. 1991 https://doi.org/10.1109/4.75065
  5. C. Conroy, D. Cline, and P. Gray, 'An 8-b 85-MS/s parallel pipelined A/D converter in 1-$\mu$m CMOS.' IEEE J. Solid-State Circuits, vol.28,pp. 447-454, Apr. 1993 https://doi.org/10.1109/4.210027
  6. W. Collem and A. Abidi, 'A 10-bit 75-MHz two-stage pipelined bipolar A/D converter,' IEEE J. Solid-State Circuits, vol. SC-28, pp. 1187-1199, Dec. 1993
  7. T. Choand P. Gray, 'A 10-bit, 20-Ms, 35mW pipelined A/D converter,' Custom integrated Circuits Conference, pp. 499-502, May 1994
  8. H. Fiedler, B. Hoefflinger, W. Demmer and P. Draheim, 'A 5-bit building block for 20MHz A/D converters,' IEEE J. Solid-State Circuits, vol. SC-16, no.3, pp. 151-155, Sep. 1981
  9. Rudy van de Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters, Kluwer Academic Publishers, 1994
  10. D. G. Nairn, 'A 10-bit, 3V, 100MS/s pipelined ADC,' in proc, IEEE Custom Integrated Circuits Conf., pp. 257-260, May 2000
  11. David W. Cline and Paul R. Gray, 'A Power Optimized 13-b 5Msamples/s Pipe-lined Analog-to Digital converter in 1.2$\mu$m CMOS,' IEEE J. Solid-State Circuits, vol.31, pp. 2030-2035, Dec. 1996 https://doi.org/10.1109/4.545827
  12. 최희철, 안길초, 이승훈, 강근순, 이승호, 최명재, '10-bit 2D-MHz CMOS A/D 변환기, 대한 전자공학회논문지, vol.33-A, no.4, pp.718-728 1996
  13. 송상섭, 정항근, 정진균, 임명섭, 박동선, 최재호, 고속 DSL 모뎀설계, 대영사, 2004
  14. Bingham, John A. C, ADSL, VDSL, and Multicarrier Moddulation, John Wiley&Sons Inc, 2000
  15. S.H. Leeand B. S. Song, 'Digital-Domain Calibration of Multistep Analog-to-Digital Converter,' IEEE J. Solid-State Circuits, vol.27, pp. 1679-1688, Dec. 1992 https://doi.org/10.1109/4.173093
  16. S. Lee and B. Song, 'A direct code error calibration technique for two-step flash AID converters,' IEEE Trans. Circuits syst., vol. 36, no. 6, pp. 919-922, Jun. 1989 https://doi.org/10.1109/31.90419