The Journal of the Korea Contents Association (한국콘텐츠학회논문지)

The Korea Contents Association (한국콘텐츠학회)
권호 표지
DOI QR코드

DOI QR Code

Code Generation Techniques for the Optimized Energy Consumption

최적화된 에너지 소비를 위한 코드 생성 기술

  • 고광만 (상지대학교 컴퓨터정보공학부) ;
  • 소경영 (전북대학교 응용시스템공학부)
  • Published : 2008.12.28
Download PDF
⟨ Previous Next ⟩

Abstract

Recently, together with a new advent of embedded processor developed to support specific application area, and it evolution, a new study of software development to support the embedded processor and its commercial use has been revitalized. Specially, In a mobile device that is built-in embedded processor, software management is as important as hardware management for the limited power/energy. In this paper, we suggest that the code generation technique considering the energy dissipation through the verified retargetable compiler backend tool, EXPRESSION. For this goals, we describes the efficient code generation patterns and showed the variable performance results.

최근 임베디드 시스템의 폭넓은 보급은 응용 소프트웨어 개발과 더불어 임베디드 소프트웨어 개발 도구의 필요성 및 중요성이 강조되고 있으며 임베디드 소프트웨어를 위한 컴파일러의 개발을 동시에 요구하고 있다. 특히, 임베디드 프로세서를 탑재한 모바일 장치에서는 제한된 전력/에너지의 하드웨어적인 관리 못지않게 소프트웨어적인 관리 기술의 중요성이 강조되고 있다. 본 논문에서는 검증된 재목적 컴파일러 후단부 도구인 EXPRESSION을 통해 최적화된 에너지 소비를 고려한 MIPS 코드 생성 기술을 제안하였다. 이를 위해, 효율적인 MIPS 코드 생성을 위한 코드 생성 규칙을 기술하였으며 생성된 코드에 대한 다양한 성능분석 결과를 제시한다.

Keywords

References

  1. K. Uli, "Compilers for Power and Energy Management," ACM SIGPLAN PLD, 2003(6).
  2. L. Rainer, "Compiler Design Issues for Embedded Processors," IEEE Design & Test of Computers, 2002(7). https://doi.org/10.1109/MDT.2002.1018133
  3. B. Luca, M. Kandemir, and J. Ramanujam, Compilers and Operating Systems for Low Power, Kluwer Academics Publishers, 2003.
  4. H. Joe, MIPS R4000 Microprocessor User Manual 2nd, MIPS Technologies Inc., 1994.
  5. A. Halambi, P. Grün, V. Ganesh, A. Khare, N. D. Dutt, and A. Nicolau, "EXPRESSION: A Language for Architectural Exploration through Compiler/Simulator Retargetability and User Manual," University of California, Irvine, 2003.
  6. W. F. Christopher and R. H. David, A Retargetable C Compiler: Design and Implementation, Addison-Wesley, 1995.
  7. A. Appel, J. Davidson, and N. Ramsey, "The Zephyr Compiler Infrastructure," Supercomputing98, 1998(11).
  8. R. Leupers, Retargetable Code Generation for Digital Signal Processors, Kluwer Academic Publishers, 1997.
  9. P. Chang, S. Mahlke, W. Chen, N. Warter, and W. Hwu, "IMPACT: An Architectural Framework for Multiple Instruction Issue Processors," 18th Int. Symposium on Computer Architecture, 1991. https://doi.org/10.1109/ISCA.1991.1021619
  10. S. Pees, A. Hoffman, V. Zivojnovic, and H. Meyr, "LISA-Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures," 36th DAC, 1999. https://doi.org/10.1109/DAC.1999.782231
  11. A. Hoffman, A. Nohl, G, Braun, and H. Meyr, "A Survey on Modeling Issues Using the Machine Description Language LISA," ICASSP, 2001. https://doi.org/10.1109/ICASSP.2001.941122
  12. G. Goosens, "CHESS: Retargetable Code Generation for Embedded DSP Processors," Chap. 5 Kluwer Academic Publishers, 1997.
  13. M. Lee, V. Tiwari, S. Malik, and M. Fujita, "Power Analysis and Minimization Techniques for Embedded DSP Software," IEEE Trans. on VLSI Systems, Vol.5, No.2, 1997. https://doi.org/10.1109/92.555992
  14. K. Uli, "Compilers for Power and Energy Management," Tutorial ACM SIGPLAN PLDI2003, 2003(6).
  15. K. Uli, "Low Power/Power Compiler Optimizations," In Low-Power Electronics Design, CRC Press, 2005.
  16. C. H. Hsu and K. Uli, "The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction," ACM SIGPLAN PLDI2003, 2003(6).
  17. R. Leupers, "Compiler Design Issues for Embedded Processors," IEEE Design & Test of Computers, 2002(7). https://doi.org/10.1109/MDT.2002.1018133
  18. V. Tiwari, S. Malik, and A Wolfe, "Compilation Techniques for Low Energy: An Overview," IEEE Symposium on Low Power Electronics, 1994. https://doi.org/10.1109/LPE.1994.573195
  19. V. Tiwari, S. Malik, and A Wolfe, "Instruction Level Power Analysis and Optimization of Software," Journal of VLSI Signal Processing, 1996 https://doi.org/10.1007/BF01130407