Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Band Fault Modelling Based on specification for the Time Domain Test of RFIC

RF 집적회로의 시간영역 테스팅을 위한 사양기반 구간고장모델링

  • 김강철 (전남대학교 공학대학 전기전자통신컴퓨터공학부) ;
  • 한석붕 (경상대학교 공과대학 전자공학과)
  • Published : 2008.02.29
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a new design specification-based band fault modelling technique that can test design specification in a time domain. The band fault model is defined and the conditions of band fault model are gained as normal operation regions are defined. And the conditions of band fault model are used in a 5.25GHz low noise amplifier, then 9 band fault models that can detect hard and parametric faults of active and passive devices are obtained.

본 논문에서는 RF 집적회로의 설계사양을 시간영역에서 테스팅이 가능한 구간고장모델링 기법을 제안한다. 먼저 구간고장모델을 정의하였고, 정상동작구간을 결정하여 구간고장모델이 될 수 있는 조건을 증명하였다. 그리고 구간고장모델 조건을 5.25 GHz 저잡음 증폭기에 적용하여 능동소자와 수동소자의 강고장과 파라메트릭 고장의 검출이 가능한 9개의 구간고장모델을 모의실험에 의하여 구하였다. 본 논문에서 얻어진 구간고장모델을 기반으로 출력에 나타나는 출력파형의 변화를 시간영역에서 관찰하여 설계사양 테스팅을 수행할 수 있으므로 RF 집적회로의 테스팅 시간과 비용을 줄일 수 있다.

Keywords

References

  1. M. Soma, "Fault Coverage of DC Parametric Tests for Embedded Analog Amplifiers", Proceedings of IEEE International Test Conference, pp.566-573, 1993
  2. B. Atzema and T. Zwemstra, "Exploit Analog IFA to Improve Specification Based Tests", Proceedings of European Design and Test Conference, pp.542-546, 1996
  3. S. D. Huss, R. S. Gyurcsic, and J. J. Paulos, "Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time," Proceedings of Design Automation Conference, pp.494-499, 1991
  4. R. Kheriji, V. Danelon, J. L. Carbonero and S. Mir, "Optimizing Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach", DATE'05, vol.1, pp.170-171, 2005
  5. Irith Pomeranz, Sudhakar M. Reddy, "A DELAY FAULT MODEL FOR AT-SPEED FAULT SIMULATION AND TEST GENERATION," ICCAD'06, pp. 89-95, 2006
  6. J. Gyvez, G. Gronthoud and R. Amine, "VDD Ramping Testing for RF Circuits," Int. Test Conference'03, pp.651-658, 2003
  7. J. Dabrowski, "BiST Model for IC RF-Transceiver Front-End", Proceeding of Design for Testability '03, pp.295-302, 2003
  8. R. Voorakaranam, S. Cherubal and A. Chatterjee, "A Signature Test Framework for Rapid Production Test of RF Circuits", Proceedings of Design Automation and Test in Europe, pp.186-191, 2002
  9. A. Balivada, J. Chen and J. A. Abraham, "Analog Testing with Time Response Parameters," IEEE Design and Test of Computers, pp.18-25, vol.13, 1996 https://doi.org/10.1109/54.500197
  10. R. Voorakaranam and A. Chatterjee, "Test Generation for Accurate Prediction of Analog Specifications," Proceeding of VLSI Test Symposium, pp.137-142, 2000
  11. M. Slamani and B. Kaminska, "Multifrequency Analysis of Faults in Analog Circuits," IEEE Design and Test of Computers, vol.12, no.2, pp.70-80, 1995
  12. R. H. Beurze, Y. Xing, R. van Kleef, R. J. W. T. Tangelder and N. Engin, "Practical Implementation of Defect-Oriented Testing for a Mixed-Signal Class-D Amplifier", IEEE European Test Workshop, pp. 28-33, 1999
  13. Erkan Acar and Sule Ozen, "Defect-Based RF Testing Using a New Catastrophic Fault Model," ITC, paper 17.3, 2005
  14. L. Milor and A. S. Vincentelli, "Minimizing Production Test Time to Detect Faults in Analog Integrated Circuits", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol.13, no.6, pp.796-813, June, 1994 https://doi.org/10.1109/43.285252
  15. P. N. Variyam and A. Chatterjee, "Enhancing Test Effectiveness for Analog Circuits Using Synthesized Measurements", Proc. VLSI Test Symposium, pp.132-137, 1998
  16. P. N. Variyam and A. Chatterjee, " Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling," Int. Conference on Computer Aided Design, pp.382-385, 1997
  17. S. J. Chang and C. L. Lee, ''Structural Fault Based Specification Reduction for Testing Analog Circuits," Journal of Electronic Testing: Theory and Application 18, pp. 571-581, 2002 https://doi.org/10.1023/A:1020892721493
  18. C. Yu, J. S. Yuan and H. Yang, "MOSFET Linearity Performance Degradation Subject to Drain and Gate Voltage Stress", IEEE Transactions on Device and Materials Reliability, vol.4, pp.681-689, Dec. 2004 https://doi.org/10.1109/TDMR.2004.838407
  19. H. Yang, J. S. Yuan, Y. Liu and E. Xiao, "Effect of Gate Oxide Breakdown on RF Performance", IEEE Trans. Device and Materials Reliability, Vol. 3, pp.93-97, Sept. 2003 https://doi.org/10.1109/TDMR.2003.816656
  20. Q. Li, J. Jhang, W. Li, J. S. Yuan, Y. Chen and A. S. Oates, "RF Circuit Performance Degradation Due to Soft Breakdown and Hot-Carrier Effect in Deep-Submicrometer CMOS Technology", IEEE Transactions on Microwave Theory Tech., vol.49, pp.1546-1551, Sept. 2001 https://doi.org/10.1109/22.942565