정보처리학회논문지A (The KIPS Transactions:PartA)

한국정보처리학회 (Korea Information Processing Society)
권호 표지
DOI QR코드

DOI QR Code

NMOSFET의 제조를 위한 습식산화막과 질화산화막 특성에 관한 연구

A Study on Characteristics of Wet Oxide Gate and Nitride Oxide Gate for Fabrication of NMOSFET

  • 김환석 (강릉대학교 전기정보통신공학부) ;
  • 이천희 (청주대학교 전자공학과)
  • 발행 : 2008.08.29
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 핫 케리어 효과, 항복전압 전하, 트랜지스터 Id Vg 특성곡선, 전하 트래핑, SILC와 같은 특성들을 비교하기 위하여 HP 4145 디바이스 테스터를 사용하여 습식 산화막과 질화 산화막으로된 $0.2{\mu}m$ NMOSFET를 만들어 측정하였다. 그 결과 질화 산화막으로 만들어진 디바이스가 핫 케리어 수명(질화 산화막은 30년 이상인 반면에 습식 산화막 소자는 0.1년임), Vg의 변화, 항복전압, 전계 시뮬레이션, 전하 트래핑면에서도 습식 산화막 소자보다 우수한 결과를 얻을 수 있었다.

In this paper we fabricated and measured the $0.26{\mu}m$ NMOSFET with wet gate oxide and nitride oxide gate to compare that the charateristics of hot carrier effect, charge to breakdown, transistor Id_Vg curve, charge trapping, and SILC(Stress Induced Leakage Current) using the HP4145 device tester. As a result we find that the characteristics of nitride oxide gate device better than wet gate oxide device, especially hot carrier lifetime(nitride oxide gate device satisfied 30 years, but the lifetime of wet gate oxide was only 0.1 year), variation of Vg, charge to breakdown, electric field simulation and charge trapping etc.

키워드

참고문헌

  1. L.Han, D.Wristers, M.Bhat, and D.Kwong, “Highly Suppressed Penetration in NO-nitrided SiO2 for $P^+$ Polysilicon Gate MOS Decice Applications,” Electron Device Lett., vol.16, pp.319-321, July, 1995 https://doi.org/10.1109/55.388720
  2. T.Matsuoka, S.Taguchi, H.Ohtsuka, K.Taniguchi, C.hamaguchi, S.Kakimoto, and K.Uda, “gHot Carrier Induced Degradation of N2O Oxynitrided Gate Oxide NMOSFET”fs,”h IEEE Trans. Electron Devices, Vol.43. pp.1364-1373, Sept., 1996 https://doi.org/10.1109/16.535320
  3. J.Plummer et al., Silicon VLSI Technology : Fundamentals, Practice, and Modeling, Prentice Hall, 2000
  4. Frank, D. J., “Power-constrained CMOS scaling limits,” IBM Journal of Research and Development, Mar/May 2002 https://doi.org/10.1147/rd.462.0235
  5. A. M. Ionescu, D. Munteanu, N. Hefyenc and C. anghel, “Compact Modeling of Weak Inversion Generation Transients in SOI MOSFETs,” J. of The Electrochemical Society, Vol.151, No.6, pp.396-401, 2004 https://doi.org/10.1149/1.1705662
  6. C. Anghel, Y. S. Chauhan, N. Hefyene and A. M. Ionescu, “A Physical Analysis of HV MOSFET Capacitance Behaviour,” IEEE ISIE 2005, June, 20-23, 2005 https://doi.org/10.1109/ISIE.2005.1528963
  7. Kenshi Tada, Toshimasa Matsuoka, Kenji Taniguchi, Kazuhiro Maeda, Tamotsu Sakai, Yasushi Kubota and Shigeki Imai, “Novel Method of Intrinsic Characteristic Extraction in Lightly Doped Drain Metal Oxide Semiconductor Field Effect Transistors for Accurate Device Modeling,” Japanese Journal of Applied Physics Vol.43, No.3, pp.918-924, 2004 https://doi.org/10.1143/JJAP.43.918
  8. Mongkol Ekpanyapong and Sung Kyu Lim, “Integrated retiming and simultaneous Vdd/Vth scaling for total power minimization,” Proceedings of the 2006 international symposium on Physical design, pp.142-148, 2006
  9. A. M. Ionescu, D. Munteanu, N. Hefyenc and C. anghel, “Compact Modeling of Weak Inversion Generation Transients in SOI MOSFETs,” J. of The Electrochemical Society, Vol.151, No.6, pp.396-401, 2004 https://doi.org/10.1149/1.1705662
  10. Pin Su, Goto K., Sugii T. and Chenming Hu, “Enhanced substrate current in SOI MOSFETs,” IEEE Electron on Device Lett. Volume 23, Issue 5, pp.282-284, 2002 https://doi.org/10.1109/55.998877
  11. Hongxia Ren, Xiaoju Zhang, Yue Hao and Donggang Xu, “Study on therelation between structure and hot carrier effect immunity for deep sub-micron grooved gate NMOSFET'S,” Journal of Electronics (China) Vol.20, No.3, 2003 https://doi.org/10.1007/BF02687705