JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Continuously Tunable LC-VCO PLL with Bandwidth Linearization Techniques for PCI Express Gen2 Applications

  • Published : 2008.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes bandwidth linearization techniques in phase-locked loop (PLL) design for common-clock serial link applications. Utilizing a continuously tunable single-input dual-path LC VCO and a constant-gain phase detector, a proposed architecture is well suited to implementing PLLs that must be compliant with standards that specify minimum and maximum allowable bandwidths such as PCI Express Gen2 or FB-DIMM applications. A prototype 4.75 to 6.1-GHz PLL is implemented in 90-nm CMOS. Measurement results show that the PLL bandwidth and random jitter (RJ) variations are well regulated and that the use of a differentially controlled dual-path VCO is important for deterministic jitter (DJ) performance.

Keywords

References

  1. PCI Express Base Specification 2.0, Revision 0.7, PCI-SIG, 2005
  2. M. Li, A. Martwick, G. Talbot, and J. Wilstrup, "Transfer functions for the reference clock jitter in a serial link: Theory and applications," in Proc. International Test Conference (ITC), pp.1158-1167, Oct. 2004
  3. S. Sidiropoulous and M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. of Solid-State Circuits, Vol.32, pp.1683-1692, Nov. 1997 https://doi.org/10.1109/4.641688
  4. T.-H. Lin and W. Kaiser, "A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE Journal of Solid-State Circuits, Vol.36, pp.424-431, Mar. 2001 https://doi.org/10.1109/4.910481
  5. W. Wilson, U.-K. Moon, K. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE Journal of Solid-State Circuits, Vol.35, pp. 1436-1444, Oct. 2000
  6. A. Loke, et al., "A versatile 90-nm CMOS chargepump PLL for SerDes transmitter clocking," IEEE J. of Solid-State Circuits, Vol.41, pp.1894-1907, Aug. 2006 https://doi.org/10.1109/JSSC.2006.875289
  7. Y. Moon, Y. Park, N. Kim, G. Ahn, H. Shin, and D.-K. Jeong, "A quad 0.6-3.2Gb/s/channel interference- free CMOS transceiver for backplane serial link," IEEE Journal of Solid-State Circuits, Vol.39, pp.795-803, May 2004 https://doi.org/10.1109/JSSC.2004.826311
  8. S. Williams, H. Thompson, M. Hufford, and E. Naviasky, "An improved CMOS ring oscillator PLL with less than 4ps RMS accumulated jitter" in Proc. IEEE CICC, pp.151-154, Sept. 2004
  9. S. Gierkink, D. Li, R. Frye, and V. Boccuzzi, "A 3.5 GHz integer-N PLL with dual on-chip loop filters and VCO tune ports for fast low-IF/zero-IF LO switching in an 802.11 transceiver," in Proc. IEEE CICC, pp. 629-632, Sept. 2004
  10. F. Herzel, G. Fischer, and H. Gustat, "An integrated CMOS RF synthesizer for 802.11a wireless LAN," IEEE J. of Solid-State Circuits, Vol.38, pp. 1767-1770, Oct. 2003 https://doi.org/10.1109/JSSC.2003.817601
  11. H. Noguchi, T. Tateyama, M. Okamoto, H. Uchida, M. Kimuar, and K. Takashi, "A 9.9G-10.8 Gb/s rateadaptive clock and data recovery with no external reference clock for WDM optical fiber transmission," in IEEE ISSCC Dig. Tech. Papers, pp.252-253, Feb. 2002
  12. Y. Koo, et al., "A fully integrated CMOS frequency synthesizer with charge-averaging charge pump and dual-path loop filter for PCS- and cellular-CDMA wireless systems," IEEE Journal of Solid-State Circuits, Vol.37, pp.536-542, May 2002 https://doi.org/10.1109/4.997845
  13. R. Nonis, N. Da Dalt, P. Palestri, and L. Selmi, "Modeling, design, and characterization of a new low jitter analog dual tuning LC-VCO PLL architecture," IEEE Journal of Solid-State Circuits, Vol.40, pp.1303-1309, June 2005 https://doi.org/10.1109/JSSC.2005.848037
  14. M. Perrott, CppSim behavioral simulator, http:// www-mtl.mit.edu/researchgroups/perrottgroup/tool s.html
  15. B. Soltanian, H. Ainspan, W. Rhee, D. Friedman, and P. Kinget, "An ultra compact differentially tuned 6 GHz CMOS LC VCO with dynamic common-mode feedback," in Proc. IEEE CICC, pp.671-674, Sept. 2006
  16. W. Rhee et al., "A 10-Gb/s CMOS clock and data recovery circuit using a secondary delay-locked loop," in Proc. Custom Integrated Circuits Conf., pp.81-84, Sept. 2003

Cited by

  1. A 0.3–1.4 GHz All-Digital Fractional-N PLL With Adaptive Loop Gain Controller pp.1558-173X, 2010, https://doi.org/10.1109/JSSC.2010.2064050
  2. A 4.8-mW/Gb/s 9.6-Gb/s 5 $+$ 1-Lane Source-Synchronous Transmitter in 65-nm Bulk CMOS vol.61, pp.4, 2014, https://doi.org/10.1109/TCSII.2014.2312092
  3. Parametric Analysis to Reduce Phase Noise of Frequency Synthesizers for Wireless Communication System vol.75, pp.2, 2014, https://doi.org/10.1007/s11277-013-1424-1