Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

An Efficient Secrete Key Protection Technique of Scan-designed AES Core

스캔 설계된 AES 코아의 효과적인 비밀 키 보호 기술

  • Published : 2010.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents an efficient secure scan design technique which is based on a fake key and IEEE 1149.1 instruction to protect secret key from scan-based side channel attack for an Advanced Encryption Standard (AES) core embedded on an System-on-a-Chip (SoC). Our proposed secure scan design technique can be applied to crypto IP core which is optimized for applications without the IP core modification. The IEEE 1149.1 standard is kept, and low area, low power consumption, very robust secret-key protection and high fault coverage can be achieved compared to the existing methods.

본 논문은 Advanced Encryption Standard(AES) 암호화 코아가 내장된 System-on-a-Chip(SoC)의 스캔 기반 사이드 채널 공격에 의해 발생될 수 있는 비밀 키 정보 누출 방지를 위한 효과적인 스캔 설계 기술을 제안한다. 본 논문에서 제안하는 시큐어 스캔 설계 기술은 IEEE 1149.1의 명령어 방식을 사용하여 거짓 키를 이용한 테스트를 진행한다. 또한 어플리케이션에 최적화 되어있는 암호화 IP 코아를 수정하지 않고 적용을 할 수 있다. SoC상의 IEEE 1149.1 제어기 표준을 유지하며 기존 방식에 비해 낮은 면적오버헤드 및 전력 소모량을 갖는 기술을 제안한다.

Keywords

References

  1. S. Mangard, M. Aigner and S. Dominikus, 'A Highly Regular and Scalable AES Hardware Architecture', IEEE Transactions on Computer, vol. 52, no. 1, pp. 483-491, April, 2004 https://doi.org/10.1109/TC.2003.1190589
  2. D. Josephson and S. Poehhnan, 'Debug methodology for the McKinley processor', International Test Conference(ITC), pp. 451-460, Baltimore, MD, USA, Oct. 30-Nov. 1, 2001 https://doi.org/10.1109/TEST.2001.966662
  3. J. Lee, M. Teharanipoor, C. Patel and J. Plusquellic, 'Securing Designs Against Scan-Based Side-Channel Attacks', IEEE Transations on Depedable and Secure Computing, Vol. 4, no. 4, pp. 325-336, Oct.-Dec., 2007 https://doi.org/10.1109/TDSC.2007.70215
  4. M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing, Kluwer Academic Publishers, 2000
  5. R. Kapoor, 'Security vs. test quality: Are they mutually exclusive?', in Proc. ITC, pp. 1414, Charlotte, NC, USA, Oct. 26–28, 2004 https://doi.org/10.1109/TEST.2004.1387422
  6. J. Lee, M. Teharanipoor, and J. Plusquellic, 'A Low-Cost Solution for Protecting IPs Against Scan-Based Side-Channel Attacks', VLSI Test Symposium, pp. 94-99, Berkeley, CA, USA, Apr. 30-May 4, 2006 https://doi.org/10.1109/VTS.2006.7
  7. B. Yang, K. Wu and R. Karri, 'Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard', ITC, pp. 339-344, Charlotte, NC, USA, Oct. 26– 28, 2004 https://doi.org/10.1109/TEST.2004.1386969
  8. S. Paul, R. S. Chakraborty and S. Bhunia, 'VIm-Scan : A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips', VLSI Test Symposium, pp. 455-460, Berkeley, CA, USA, May 6-10, 2007 https://doi.org/10.1109/VTS.2007.89
  9. B. Yang, K. Wu and R. Karri, 'Secure Scan : A Design-for-Test Architecture for Crypto Chips', IEEE Transaction Computer-Aided Design of Integrated Circuits and systems, Vol. 25, No.10, pp. 2287-2293, Oct. 2006 https://doi.org/10.1109/TCAD.2005.862745
  10. G. Sengar, D. Mukhopadhyay and D. R. Chowdhury, 'Secured Flipped Scan-Chain Model for Crypto-Architecture', IEEE Transaction Computer-Aided Design of Integrated Circuits and Systems, Vol. 26, No.11, pp. 2080-2084, Nov. 2007 https://doi.org/10.1109/TCAD.2007.906483
  11. J. Seberry, X. M. Zhang and Y, Zheng, 'Systematic generation of cryptographically robust S-boxes', The 1st ACM Conference on Computer and Communications Security, pp. 171-182, Fairfax, Virginia, USA, Aug. 10, 1993
  12. W. Stallings, "Cryptography and Network Security", Englewood Cliffs, NJ : Prentice-Hall, 2003.