Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Design of a CMOS Image Sensor Based on a Low Power Single-Slope ADC

저전력 Single-Slope ADC를 사용한 CMOS 이미지 센서의 설계

  • 권혁빈 (동국대학교 반도체과학과) ;
  • 김대윤 (동국대학교 반도체과학과) ;
  • 송민규 (동국대학교 반도체과학과)
  • Received : 2010.11.09
  • Published : 2011.02.25
Download PDF
⟨ Previous Next ⟩

Abstract

A CMOS Image Sensor(CIS) mounted on mobile appliances always needs a low power consumption because of the battery life cycle. In this paper, we propose novel power reduction techniques such as a data flip-flop circuit with leakage current elimination, a low power single slope A/D converter with a novel comparator, and etc. Based on 0.13um CMOS process, the chip satisfies QVGA resolution($320{\times}240$ pixels) whose pitch is 2.25um and whose structure is 4-Tr active pixel sensor. From the experimental results, the ADC in the middle of CIS has a 10-b resolution, the operating speed of CIS is 16 frame/s, and the power dissipation is 25mW at 3.3V(Analog)/1.8V(Digital) power supply. When we compare the proposed CIS with conventional ones, the power consumption is reduced approximately by 22% in sleep mode, 20% in operating mode.

모바일 기기에 장착되는 CMOS 이미지 센서(CIS) 칩은 배터리 용량의 한계로 인해 저전력 소모를 요구한다. 본 논문에서는 전력소모를 줄일 수 있는 데이터 플립플롭 회로와 새로운 저전력 구조의 Single-Slope A/D Converter(SS-ADC)를 사용한 이미지 센서를 설계하여 모바일 기기에 사용되는 CIS 칩의 전력 소모를 감소시켰다. 제안하는 CIS는 $2.25um{\times}2.25um$ 면적을 갖는 4-Tr Active Pixel Sensor 구조를 사용하여 QVGA($320{\times}240$)급 해상도를 갖도록 설계되었으며 0.13um CMOS 공정에서 설계되었다. 실험 결과, CIS 칩 내부의 SS-ADC 는 10-b 해상도를 가지며, 동작속도는 16 frame/s 를 만족하였고, 전원 전압 3.3V(아날로그)/1.8V(Digital)에서 25mW의 전력 소모를 보였다. 측정결과로부터 제안된 CIS 칩은 기존 CIS 칩에 비해 대기시간동안 약 22%, 동작시간동안 약 20%의 전력이 감소되었다.

Keywords

References

  1. G. Iddan, G. Meron, and A. Glukhovsky et al., "Wireless capsule endoscopy," Nature, vol. 405, pp. 417-418, May, 2000.
  2. H-G. Graf, C. Harendt, T. Engelhardt, C. Scherjon, K. Warkentin, H. Richter, J.N. Burghartz, "High Dynamic Range CMOS Imager Technologies for Biomedical Applications," IEEE J. Solid-State Circuits, Vol. 44, pp. 281-289, Jan. 2009. https://doi.org/10.1109/JSSC.2008.2007437
  3. Scott Hanson, Dennis Sylvester, "A 0.45-0.7V Sub-Microwatt CMOS Image Sensor for Ultra-Low Power Applications," in Symp. VLSI Circuits Dig., pp. 176-177, Jun. 2009.
  4. R. Shimizu, M. Arimoto, H. Nakashima, K. Misawa, T. Ohno, Y. Nose, K. Watanabe, T. Ohyama, "A Charge-Multiplication CMOS Image Sensor Suitable for Low-Light-Level Imaging," IEEE J. Solid-State Circuits, Vol. 44, pp. 3603-3608, Dec. 2009. https://doi.org/10.1109/JSSC.2009.2035541
  5. Dongsoo Kim, Youngchol Chae, Jihyun Cho, Gunhee Han, "A Dual-Capture Wide Dynamic Range CMOS Image Sensor Using Floating-Diffusion Capacitor," IEEE Trans. Electron Devices, vol. 55, pp. 2590-2594, Oct. 2008. https://doi.org/10.1109/TED.2008.2003023
  6. C. Posch, D. Matolin, R. Wohlgenannt, "A QVGA 143dB dynamic range asynchronous address-event PWM dynamic image sensor with lossless pixel-level video compression," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 400-401, Feb. 2010.
  7. M.F. Snoeij, A.J.P Theuwissen, K.A.A. Makinwa, J.H. Huijsing, "A CMOS Imager With Column-Level ADC Using Dynamic Column Fixed-Pattern Noise Reduction," IEEE J. Solid-State Circuits, vol. 41, pp. 3007-3015, Dec. 2006. https://doi.org/10.1109/JSSC.2006.884866
  8. T. Sugiki et al., "A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 108-109,450.Feb. 2000.
  9. Y. Nitta et al., "High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 2024-2031, Feb. 2006.
  10. T. Sugiki et al., "A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction," in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 108-109,450, Feb. 2000.
  11. B. Chatterjee, M. Sachdev, S. Hsu, R. Krishnamurthy, S. Borkar, "Effectiveness and scaling trends of leakage control techniques for sub-130 nm CMOS technologies," in Proc. ISLPED, pp. 122-127, Aug. 2003.
  12. H. Rahman, C. Chakrabarti, "A leakage estimation and reduction technique for scaled CMOS logic circuits considering gate-leakage," in Proc. ISCAS, vol. 2, pp. II-297-300, May. 2004.
  13. 이성철, 신현철, "대기상태인 논리 회로에서의 누설전류 최소화 입력 탐색 방법," 대한전자공학회논문지, 제46권 SD편, 제10호, 53-60쪽, 2009년 10월