DOI QR코드

DOI QR Code

구리 TSV의 열기계적 신뢰성해석

Thermo-mechanical Reliability Analysis of Copper TSV

  • 좌성훈 (서울과학기술대학교 NID 융합기술대학원) ;
  • 송차규 (서울과학기술대학교 NID 융합기술대학원)
  • Choa, Sung-Hoon (Dept. of Nano IT, School, Seoul National University of Science and Technology) ;
  • Song, Cha-Gyu (Dept. of Nano IT, School, Seoul National University of Science and Technology)
  • 투고 : 2010.11.01
  • 심사 : 2010.11.22
  • 발행 : 2011.02.28

초록

TSV technology raises several reliability concerns particularly caused by thermally induced stress. In traditional package, the thermo-mechanical failure mostly occurs as a result of the damage in the solder joint. In TSV technology, however, the driving failure may be TSV interconnects. In this study, the thermomechanical reliability of TSV technology is investigated using finite element method. Thermal stress and thermal fatigue phenomenon caused by repetitive temperature cycling are analyzed, and possible failure locations are discussed. In particular, the effects of via size, via pitch and bonding pad on thermo-mechanical reliability are investigated. The plastic strain generally increases with via size increases. Therefore, expected thermal fatigue life also increase as the via size decreases. However, the small via shows the higher von Mises stress. This means that smaller vias are not always safe despite their longer life expectancy. Therefore careful design consideration of via size and pitch is required for reliability improvement. Also the bonding pad design is important for enhancing the reliability of TSV structure.

키워드

참고문헌

  1. Seungmin Hyun and Changwoo Lee : TSV Core Technology for 3D IC Packaging, Journal of KWS, 27-3 (2009), 4-9 (in Korea) https://doi.org/10.5781/KWJS.2009.27.3.004
  2. T. Jiang, S. Luo :3D Integration-Present and Future, 2008 10th Electronics Packaging Technology Conference, (2008) 373-378
  3. N. Tanaka, T. Sato, Y. Yamaji, T. Morifuji, M. Umemoto, K. Takahashi: Mechanical Effects of Copper Through-Vias in a 3D Die-Stacked Module, 2002 Electronic Components and Technology Conference, 473-479
  4. J. Zhang, Max O. Bloomfield, J. Lu, R. J. Gutmann, and T. S. Cale: Modeling Thermal Stresses in 3-D IC Interwafer Interconnects, IEEE Transactions on Semiconductor Manufacturing, 19-4 (2006) 437-448 https://doi.org/10.1109/TSM.2006.883587
  5. M.C. Hsieh and C. K. Yu: Thermo-mechanical Simulations For 4-Layer Stacked IC Packages, EuroSimE Conf., (2008) 1-7
  6. N. Khan, V.S. Rao, S. Lim, H.S. We, V. Lee, Z.X. Wu, Y. Rui, L. Ebin, T.C. Chai, V. Kripesh, J. Lau : Development of 3D silicon module with TSV for system in packaging, in: Electronic Components and Technology Conference (2008) 550-555
  7. X. Liu, Q. Chen, P. Dixit, R. Chatterjee, R. R. Tummala, and S. K. Sitaraman: Failure Mechanisms and Optimum Design for Electroplated Copper Through-Silicon Vias (TSV), 2009 Electronic Components and Technology Conference, 624-629

피인용 문헌

  1. Various Cu Filling Methods of TSV for Three Dimensional Packaging vol.31, pp.3, 2013, https://doi.org/10.5781/KWJS.2013.31.3.11