References
-
J Tanaka, T Toyabe, S Ihara, S Kimura, H Noda, and K Itoh. "Simulation of sub-0.1-
${\mu}m$ MOSFET's with completely suppressed short-channel effect" IEEE Electron Device Letters,,Vol. 14, No. 8, pp. 396-399, 1993. https://doi.org/10.1109/55.225591 - P H Bricout and E Dubois. "Short-channel effect immunity and current capability of sub-0.1-micron MOSFET's using a recessed channel" IEEE Trans. Electron Devices, Vol. 43, No. 8, pp. 1251-1255, 1996. https://doi.org/10.1109/16.506776
- K. K Young "Short channel effect in fully depleted SOI MOSFETs" IEEE Trans. Electron Devices, Vol. 36, No. 2, pp. 399-402, 1989. https://doi.org/10.1109/16.19942
- K Roy, H Mahmoodi, S Mukhopadhyay, H Ananthan, , H Bansal, and T Cakici. "Double-gate SOI devices for low-power and high-performance applications" VLSI Design conference 2006.
- Jong-Tae Park, Jean-Pierre Colinge, H Carlos, and Diaz "Pi-Gate SOI MOSFE" IEEE Electron Device Letters, Vol. 22, No. 8, pp. 405-406, 2011.
- Felice Crupi, Ben Kaczer, Robin Degraeve, Vaidy Subramanian, Srinivasan, Eddy Simoen Purushothaman, Abhisek Dixit, Malgorzata Jurczak, and Guido Groeseneken "Reliability Comparison of Triple-Gate Versus Planar SOI FETs" Vol. 53, No. 9, pp. 2351-2357, 2006. https://doi.org/10.1109/TED.2006.880824
- A Reinaldo. Vega and King Liu. Tsu-Jae "Three-Dimensional FinFET Source/Drain and Contact Design Optimization Study" IEEE Trans. Electron Devices; Vol. 56, No. 7, pp. 1483-1492, 2009. https://doi.org/10.1109/TED.2009.2021439
- Tai-su Park, Euijoon Yoon, and Ho Lee Jong. "A 40 nm body-tied FinFET (OMEGA MOSFET) using bulk Si wafer" International Symposium on Nanostructures and Mesoscopic Systems, Vol. 19, No. 1-2, pp. 6-12, 2003
- A. Kranti, S. Haldar, and R. S Gupta. "An accurate 2D analytical model for short channel thin film fully depleted cylindrical/surrounding gate (CGT/SGT) MOSFET" Microelectronics Journal, Vol. 32, pp. 305-313, 2001. https://doi.org/10.1016/S0026-2692(01)00008-8
- Pujarini Ghosh, S. Haldar, R. S Gupta, and M. Gupta. "An Analytical Drain Current Model for Dual Material Engineered Cylindrical/Surrounded Gate MOSFET" Microelectronics Journal,Vol. 43 pp. 17-24, 2012. https://doi.org/10.1016/j.mejo.2011.10.001
- Harsupreet Kaur, Sneha Kabra, Subhasis Haldar, and R. S Gupta. "Impact of graded channel (GC) design in fully depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability" Solid-State Electronics, Vol. 51, pp. 398-404, 2007. https://doi.org/10.1016/j.sse.2007.01.025
- H Takato, K Sunouchi, N Okabe, A Nitayama, K Hieda, F Horiguchi, et.al "Impact of surrounded gate transistor (SGT) for ultra-high- density LSI's" IEEE Trans. Electron Devices Vol. 38, No. 3, pp. 573-578, 1991. https://doi.org/10.1109/16.75168
- S Wtananabe, K Tsuchida, D Takashima, Y Oowaki, A Nitayama, K Hieda, et al. "A novel circuit technology with surrounded gate transistor (SGT's) for ultra high density DRAM's" IEEE Journal of Solid State Circuit. Vol. 30, No. 9, pp. 960-970, 1995. https://doi.org/10.1109/4.406391
- A Nitayami, H Takato, N Okabe, K Sunouchi, K Hieda, F Horiguchi, et al. "Multi-Pillar surrounding gate transistor (M-SGT) for compact and highspeed circuits" IEEE Trans. Electron Devices Vol. 38, No. 3, pp. 579-583, 1991. https://doi.org/10.1109/16.75169
- W. Long, H. Kuo, J. M Ou, and K. K Chin, "Dualmaterial gate (DMG) field effect transistor", IEEE Trans. Electron Devices.1991;46, No. 5, pp. 865-870, 1991.
- Polishchuk, P Ranade, T. J King, and C Hu. "Dual work function metal gate CMOS technology using metal interdiffusion", IEEE Electron Device Letters., Vol. 22, No. 9, pp. 444-446, 2001. https://doi.org/10.1109/55.944334
- B Cheng, M Cao, R Rao, A Inani, P. V Voorde, and W.M Greene, "The Impact of High K dielectris and metal gate electrods on sub-100nm MOSFET's", IEEE Trans. Electron Devices., Vol. 46, No. 7, pp. 1537-1543, 1999. https://doi.org/10.1109/16.772508
- A Inani., R. V Rao, B Cheng, and J Woo. "Gate stack architecture analysis and channel engineering in deep sub-micron MOSFETs", "Japanese Journal of Applied Physics", Vol. 38, No. 4B, pp. 2266-2271,1999. https://doi.org/10.1143/JJAP.38.2266
- M Saxena., S Haldar., M Gupta, and R. S Gupta. "Modeling and simulation of asymmetric gate stack (ASYMGAS)-MOSFET". Solid State Electronics, Vol. 47, No. 11, pp. 2131-2134, 2003. https://doi.org/10.1016/S0038-1101(03)00221-1
- E. Fathi, A. Behnam, P Hashemi, B Esfandyarpour, and M. Fathipour "The influence of the stacked and the double material gate structures on the short channel effects in SOI MOSFETs", IEICE Trans Electron E88-C, Vol. 6, pp. 1122-1126, 2005. https://doi.org/10.1093/ietele/e88-c.6.1122
- ATLAS 3D DEVICE Simulator, SILVACO International 2012.
- Y Naveh and K. K Likharev. "Modeling of 10nm scale ballistic MOSFETs." IEEE Electron Device Letters. Vol. 21, No. 5, pp. 242-244, 2000. https://doi.org/10.1109/55.841309
- K. K. Young, "Short-channel effect in fully depleted SOI-MOSFETs," IEEE Trans. Electron Devices, Vol. 36, No. 2, pp. 399-402, 1989. https://doi.org/10.1109/16.19942
- C. P. Auth and J. D. Plummer. "Scaling theory for cylindrical, fully depleted, surrounding-gate MOSFET's" IEEE Electron Device Letters. Vol. 39, No. 2, pp. 74-76, 1991.