DOI QR코드

DOI QR Code

PCRAM Flip-Flop Circuits with Sequential Sleep-in Control Scheme and Selective Write Latch

  • Received : 2012.04.30
  • Published : 2013.02.28

Abstract

In this paper, two new flip-flop circuits with PCRAM latches that are FF-1 and FF-2, respectively, are proposed not to waste leakage during sleep time. Unlike the FF-1 circuit that has a normal PCRAM latch, the FF-2 circuit has a selective write latch that can reduce the switching activity in writing operation to save switching power at sleep-in moment. Moreover, a sequential sleep-in control is proposed to reduce the rush current peak that is observed at the sleep-in moment. From the simulation of storing '000000' to the PCRAM latch, we could verify that the proposed FF-1 and FF-2 consume smaller power than the conventional 45-nm FF if the sleep time is longer than $465{\mu}s$ and $95{\mu}s$, respectively, at $125^{\circ}C$. For the rush current peak, the sequential sleep-in control could reduce the current peak as much as 77%.

Keywords

References

  1. D. Ielmini et al., "Analysis of phase distribution in phase-change non-volatile memories," IEEE Electron Device Lett., vol. 25, no. 7, pp. 507-509, July 2004. https://doi.org/10.1109/LED.2004.831219
  2. F. Bedeschi et al., "A bipolar-selected phasechange memory featuring multi-level cell storage," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 217-227, Jan. 2009. https://doi.org/10.1109/JSSC.2008.2006439
  3. Edward J. Spall and Tyler Lowrey, "Phase change memory latch," U.S. Patent, 7 471 554, Dec. 30, 2008.
  4. C. M. Jung et al., "Zero-sleep-leakage flip-flop circuit with conditional-storing memristor retention latch," IEEE Transaction on Nanotechnology, vol. 11, no. 2, pp. 360-366, Mar. 2012. https://doi.org/10.1109/TNANO.2011.2175943
  5. J. M. Choi et al., "PCRAM Flip-Flop circuit with sequential sleep-in control scheme," The 19th Korean conference on Semiconductors, pp. 356- 357, Feb. 2012.
  6. C. M. Jung et al., "Continous and accurate PCRAM current-voltage model," Journal of Semiconductor Technology and Science, vol. 11, no. 3, pp. 162- 168, Sep. 2011. https://doi.org/10.5573/JSTS.2011.11.3.162
  7. Predictive Technology Model (PTM) [Online] http://ptm.asu.edu.

Cited by

  1. Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices vol.13, pp.2, 2016, https://doi.org/10.1145/3001936
  2. Microprocessor Optimizations for the Internet of Things: A Survey vol.37, pp.1, 2018, https://doi.org/10.1109/TCAD.2017.2717782