JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

New GGNMOS I/O Cell Array for Improved Electrical Overstress Robustness

  • Received : 2012.04.30
  • Published : 2013.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

A 0.18-${\mu}m$ 3.3 V grounded-gate NMOS (GGNMOS) I/O cell array for timing controller (TCON) application is proposed for improving electrical overstress (EOS) robustness. The improved cell array consists of 20 GGNMOS, 4 inserted well taps, 2 end-well taps and shallow trench isolation (STI). Technology computer-aided design (TCAD) simulation results show that the inserted well taps and extended drain contact gate spacing (DCGS) is effective in preventing EOS failure, e.g. local burnout. Thermodynamic models for device simulation enable us to obtain lattice temperature distributions inside the cells. The peak value of the maximum lattice temperature in the improved GGNMOS cell array is lower than that in a conventional GGNMOS cell array. The inserted well taps also improve the uniformity of turn-on of GGNMOS cells. EOS test results show the validity of the simulation results on improvement of EOS robustness of the new GGNMOS I/O cell array.

Keywords

References

  1. K. T. Kaschani, and R. Gärtner, "The Impact of Electrical Overstress on the Design, Handling and Application of Integrated Circuits," EOS/ESD Symp., pp. 1-10, 2011.
  2. J.-H. Kim, et al, "A Consideration on the Electrical Overstress (EOS) Failure Mechanism in the Interconnection System of Liquid Crystal Display (LCD) Panel," Electronic Manuf. Tech. Symp., pp. 1-4, Apr., 2010.
  3. M.-D. Ker, and T.-Y. Chen, "Substrate-Triggered ESD Protection Circuit Without Extra Process Modification," Solid-State Circuits, IEEE Journal of, Vol.38, No.2, pp.295-302, Feb., 2003. https://doi.org/10.1109/JSSC.2002.807168
  4. M.-D. Ker, and T.-H. Lai,, "Investigation on Robustness of CMOS Devices Against Cable Discharge Event (CDE) Under Different Layout Parameters in a Deep-Submicrometer CMOS Technology," Electromagnetic Compatibility, IEEE Transactions on, Vol.50, No.4, pp.810-821, Nov., 2008. https://doi.org/10.1109/TEMC.2008.2004582
  5. J. E. Vinson, and J. J. Liou, "Electrostatic Discharge in Semiconductor Devices: Protection Techniques," Proceedings of the IEEE, Vol.88, No.12, pp.1878-1900, Dec., 2000. https://doi.org/10.1109/5.899057
  6. Ligament User Guide, Synopsys Inc. Version E- 2010.12.
  7. Taurus TSUPREM-4 User Guide, Synopsys Inc. Version E-2010.12.
  8. Sentaurus Device User Guide, Synopsys Inc. Version E-2010.12.