Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

Steep subthreshold slope at elevated temperature in junctionless and inversion-mode MuGFET

고온에서 무접합 및 반전모드 MuGFET의 문턱전압 이하에서 급격히 작은 기울기 특성

  • Lee, Seung-Min (Department of Electronics Engineering, Incheon National University) ;
  • Park, Jong-Tae (Department of Electronics Engineering, Incheon National University)
  • Received : 2013.05.31
  • Accepted : 2013.07.12
  • Published : 2013.09.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, the variation of a steep subthreshold slope at elevated temperature in nanowire n-channel junctionless and inversion mode MuGFETs has been compared. It has been observed that the subthreshold slopes are increased with the increase of the operation temperature in junctionless and inversio-mode transistors. The variation of a subthreshold slope with operation temperature is more significant in junctionless transistor than inversion-mode transistor. The temperature dependence on the variation of a subthreshold slope for different fin widths shows a similar behavior regardless of fin width. From the temperature dependence on the variation of a subthreshold slope for different substrate biases, it has been observed that the variation of a subthreshold slope is less significant when the substrate bias was applied. It is worth noting that one can achieve a subthreshold slope of below 41mV/dec at elevated temperature of 400K using the junctionless MuGFETs with a positive substrate bias.

다중게이트 구조인 나노 와이어 n-채널 무접합(junctionless) 및 반전모드(inversion mode) MuGFET에서 문턱전압 이하의 급격히 작은 기울기 (subthreshold slope)가 온도에 따라 변하는 것을 비교 분석하였다. 온도가 증가함에 따라 무접합 및 반전모드 소자의 문턱전압 아래 기울기는 증가하는 것으로 관측 되었다. 문턱전압 아래 기울기 증가는 반전모드 소자보다 무접합 소자에서 더 심함을 알 수 있었다. 소자의 핀 폭이 다른 소자의 문턱전압 아래 기울기의 온도 의존성은 비슷한 것으로 관측되었다. 그리고 기판 전압에 따른 문턱전압 아래 기울기의 온도 의존성 측정으로부터 기판전압이 증가함에 따라 문턱전압 아래 기울기 변화는 심하지 않는 것으로 관측되었다. 기판에 양의 전압을 인가하므로 무접합 MuGFET 소자를 이용하여 400K 온도에서도 문턱전압 아래 기울기가 41mV/dec 이하인 소자를 구현할 수 있었다.

Keywords

References

  1. J. P. Colinge, "Silicon-On-Insulator Technology: Materials to VLSI, 2nd Edition", Kluwer Academic Publishers, p.155, 1997.
  2. E.H. Toh, G.H. Wang, L. Chan, G. Samudra, and Y.C. Yeo, "A double spacer I-MOS transistor with shallow source junction and lightly doped drain for reduced operating voltage and enhanced device performance," IEEE Electron Device Lett., vol. 29, no.2, pp.189-191, 2008. https://doi.org/10.1109/LED.2007.914100
  3. W.Y. Choi, J.Y. Song, J.D. Lee, Y.J. Park, and B.G. Park, "70nm impact ionization metal-oxide-semiconductor(I-MOS) devices integrated with tunnelling field effect transistor (TFETs)," in IEDM Tech. Dig., pp.995-998, 2005.
  4. A.C. Seabaugh, and Q.Z. Zhang, "Low voltage tunnel transistors for beyond CMOS logic," Proceeding of IEEE, vol.98, no.12, pp.2095-2110, 2010. https://doi.org/10.1109/JPROC.2010.2070470
  5. F. Mayer, C. Le Royer, J.F. Damlencourt, K. Romanjck, F. Andrieu, C. Tabone, B. Previtali, and S. Deleonibus, "Impact of SOI, Si1-xGexOI, and GeOI substrate on CMOS compatible tunnel FET performance," in IEDM., pp.1-5, 2008.
  6. A.S. Verhulst, W.G. Vandenberghe, K. Maex, S.D. Gendt, M.M. Heyns, and G. Groeseneken, "Complementary silicon based heterostructure tunnel-FET with high tunnel rates," IEEE Electron Device Lett., vol. 29, no.12, pp.1398-1401, 2008. https://doi.org/10.1109/LED.2008.2007599
  7. J. Wan, C. Royer, A. Zastavsky, and S. Cristoloveanu, "Z2-FET used as 1-transistor high speed DRAM," in IEDM Tech. Dig., 2012, pp. 197-200.
  8. S.M. Lee, H.J. Jang, and J.T. Park, "Analysis of subthreshold slope with substrate bias in junctionless multiple gate transistors," Proceeding of EuroSOI Conference, pp. 150-151, 2013.
  9. A.N. Nazarov, V.S. Lysenko, I. Ferain, S. Das, R. Yu, A. Kranti, N. D. Akhavan, P. Razavi, and J.P. Colinge, "Floating body effects in junctionless MuGFETs," Proceeding of ULSI, pp.93-94, 2012.
  10. M.S. Parihar, D. Ghosh, G.A. Armstrong, R.Yu, P. Razavi, and A. Kranti, "Bipolar effects in unipolar junctionless transistors," Applied Physics Lett., vol. 101, p.093507, 2012. https://doi.org/10.1063/1.4748909
  11. J. P. Colinge, C. W. Lee, A. Afzalian, N. Kelleher, B. McCarthy, and R. Murphy, "Nanowire transistors without junction," Nature Nano-technology, vol. 5, no. 3, pp. 225-229, 2010. https://doi.org/10.1038/nnano.2010.15

Cited by

  1. 기판 전압이 n-채널 무접합 MuGFET 의 Z-RAM 특성에 미치는 영향 vol.18, pp.7, 2013, https://doi.org/10.6109/jkiice.2014.18.7.1657