전자공학회논문지 (Journal of the Institute of Electronics and Information Engineers)

대한전자공학회 (The Institute of Electronics and Information Engineers)
권호 표지
DOI QR코드

DOI QR Code

10-bit Two-Step Single Slope A/D 변환기를 이용한 고속 CMOS Image Sensor의 설계

Design of a CMOS Image Sensor Based on a 10-bit Two-Step Single-Slope ADC

  • 황인경 (동국대학교 반도체과학과) ;
  • 김대윤 (동국대학교 반도체과학과) ;
  • 송민규 (동국대학교 반도체과학과)
  • 투고 : 2013.05.16
  • 발행 : 2013.11.25
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

본 논문에서는 10-bit 해상도의 Two-Step Single-Slope A/D 변환기를 이용한 고속 CMOS Image Sensor(CIS)를 제안하였다. 제안하는 A/D 변환기는 5-bit coarse ADC 와 6-bit fine ADC 로 구성되어 있으며, 기존의 Single-Slope A/D 변환기보다 10배 이상의 변환속도를 나타내었다. 또한 고속 동작에서 적은 노이즈 특성을 갖기 위해 Digital Correlated Double Sampling(D-CDS) 회로를 제안하였다. 설계된 A/D 변환기는 0.13um 1-poly 4-metal CIS 공정으로 제작되었으며 QVGA($320{\times}240$)급 해상도를 갖는다. 제작된 칩의 유효면적은 $5mm{\times}3mm$ 이며 3.3V 전원전압에서 약 35mW의 전력소모를 나타내었다. 변환속도는 10us 이었으며, 프레임율은 220 frames/s으로 측정되었다.

In this paper, a high-speed CMOS Image Sensor (CIS) based on a 10-bit two-step single-slope A/D converter is proposed. The A/D converter is composed of both a 5-bit coarse ADC and a 6-bit fine ADC, and the conversion speed is 10 times faster than that of the single-slope A/D converter. In order to have a small noise characteristics, further, a Digital Correlated Double Sampling(D-CDS) is also discussed. The proposed A/D converter has been fabricated with 0.13um 1-poly 4-metal CIS process, and it has a QVGA($320{\times}240$) resolution. The fabricated chip size is $5mm{\times}3mm$, and the power consumption is about 35mW at 3.3V supply voltage. The measured conversion speed is 10us, and the frame rate is 220 frames/s.

키워드

참고문헌

  1. sensor with column-to-column FPN reduction."in Proc. IEEE ISSCC Dig. Tech. Papers, pp. 108-109, 450, Feb. 2000.
  2. S. Lim, J. Cheon, S. Ham, and G. Han, "A new correlated double sampling and single slope ADC circuit for CMOS image sensors,"in Proc. Int. SoC Des. Conf., pp. 129-131, Oct. 2004.
  3. M. F. Snoeij et al., "Multiple-ramp column-parallel ADC architectures for CMOS image sensors," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2968-2967, Dec. 2007. https://doi.org/10.1109/JSSC.2007.908720
  4. J. Lee, S. Lim, and G. Han, "A 10 b column-wise two-stage single-slope ADC for high-speed CMOS image sensor," in Proc. IEEE Int. Image Sensor Workshop, pp. 196-199, Jun. 2007.
  5. Y. Nitta et al., "High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor," ISSCC Dig. Tech. Papers, pp. 500-501, Feb. 2006.
  6. Y. Yoshihara et al. "A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor with seamless mode change," IEEE J. Solid-State Circuits, vol. 41, pp.2998-3006 Dec. 2006. https://doi.org/10.1109/JSSC.2006.884868
  7. M. F. Snoeij, et al, "A CMOS imager with column-level ADC using dynamic column fixed-pattern noise reduction," IEEE J. Solid-State Circuits, vol. 41, pp. 3007-3015, Dec. 2006. https://doi.org/10.1109/JSSC.2006.884866
  8. S. Lim, J. Lee, G. Han, "A high-Speed CMOS image sensor with Column-parallel Two-Step Single-Slope ADCs."in Proc. IEEE J. Solid-State Circuits, Vol. 56, no. 3 pp.393-398, Mar. 2009.
  9. I. Takayanagi, J. Nakamura, "High-resolution CMOS Video Image Sensors," Proceeding of the IEEE, Vol. 101, pp.61-73, Jan. 2013. https://doi.org/10.1109/JPROC.2011.2178569