Journal of the Microelectronics and Packaging Society (마이크로전자및패키징학회지)

The Korean Microelectronics and Packaging Society (한국마이크로전자및패키징학회)
권호 표지
DOI QR코드

DOI QR Code

Cu-Filling Behavior in TSV with Positions in Wafer Level

Wafer 레벨에서의 위치에 따른 TSV의 Cu 충전거동

  • Lee, Soon-Jae (Department of Materials Science and Engineering, University of Seoul) ;
  • Jang, Young-Joo (Department of Materials Science and Engineering, University of Seoul) ;
  • Lee, Jun-Hyeong (Department of Materials Science and Engineering, University of Seoul) ;
  • Jung, Jae-Pil (Department of Materials Science and Engineering, University of Seoul)
  • 이순재 (서울시립대학교 신소재공학과) ;
  • 장영주 (서울시립대학교 신소재공학과) ;
  • 이준형 (서울시립대학교 신소재공학과) ;
  • 정재필 (서울시립대학교 신소재공학과)
  • Received : 2014.12.10
  • Accepted : 2014.12.26
  • Published : 2014.12.30
Download PDF
⟨ Previous Next ⟩

Abstract

Through silicon via (TSV) technology is to form a via hole in a silicon chip, and to stack the chips vertically for three-dimensional (3D) electronics packaging technology. This can reduce current path, power consumption and response time. In this study, Cu-filling substrate size was changed from Si-chip to a 4" wafer to investigate the behavior of Cu filling in wafer level. The electrolyte for Cu filling consisted of $CuSO_4$ $5H_2O$, $H_2SO_4$ and small amount of additives. The anode was Pt, and cathode was changed from $0.5{\times}0.5cm^2$ to 4" wafer. As experimental results, in the case of $5{\times}5cm^2$ Si chip, suitable distance of electrodes was 4cm having 100% filling ratio. The distance of 0~0.5 cm from current supplying location showed 100% filling ratio, and distance of 4.5~5 cm showed 95%. It was confirmed good TSV filling was achieved by plating for 2.5 hrs.

TSV기술은 실리콘 칩에 관통 홀(through silicon via)을 형성하고, 비아 내부에 전도성 금속으로 채워 수직으로 쌓아 올려 칩의 집적도를 향상시키는 3차원 패키징 기술로서, 와이어 본딩(wire bonding)방식으로 접속하는 기존의 방식에 비해 배선의 거리를 크게 단축시킬 수 있다. 이를 통해 빠른 처리 속도, 낮은 소비전력, 높은 소자밀도를 얻을 수 있다. 본 연구에서는 웨이퍼 레벨에서의 TSV 충전 경향을 조사하기 위하여, 실리콘의 칩 레벨에서부터 4" 웨이퍼까지 전해 도금법을 이용하여 Cu를 충전하였다. Cu 충전을 위한 도금액은 CuSO4 5H2O, H2SO4 와 소량의 첨가제로 구성하였다. 양극은 Pt를 사용하였으며, 음극은 $0.5{\times}0.5 cm^2{\sim}5{\times}5cm^2$ 실리콘 칩과 4" 실리콘 wafer를 사용하였다. 실험 결과, $0.5{\times}0.5cm^2$ 실리콘 칩을 이용하여 양극과 음극과의 거리에 따라 충전률을 비교하여 전극간 거리가 4 cm일 때 충전률이 가장 양호하였다. $5{\times}5cm^2$ 실리콘 칩의 경우, 전류 공급위치로부터 0~0.5 cm 거리에 위치한 TSV의 경우 100%의 Cu충전률을 보였고, 4.5~5 cm 거리에 위치한 TSV의 경우 충전률이 약 95%로 비아의 입구 부분이 완전히 충전되지 않는 경향을 보였다. 전극에서 멀리 떨어져있는 TSV에서 Cu 충전률이 감소하였으며, 안정된 충전을 위하여 전류를 인가하는 시간을 2 hrs에서 2.5 hrs로 증가시켜 4" 웨이퍼에서 양호한 TSV 충전을 할 수 있었다.

Keywords

References

  1. J. H. Lau, "Evolution, challenge, and outlook of TSV, 3D IC integration and 3d silicon integration", Advanced Packaging Materials (APM), Xiamen, 462, IEEE (2011).
  2. P. Garrou, C. Bower and P. Ramm, "Handbook of 3D integration, Technology and Application of 3D Integrated Circuits", Volume 1, pp.22-35, John Wiley & Sons., (2008).
  3. S. P. Robert, "Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs", Proceeding of the IEEE, 94(6), 1214 (2006). https://doi.org/10.1109/JPROC.2006.873612
  4. J. H. Jun, I. R. Kim, M. Mayer, Y. N. Zhou, S. B. Jung and J. P. Jung, "A New Non-PRM Bumping Process by Electroplating on Si Die for Three Dimensional Packaging", Materials Transactions., 51(10), 1887 (2010). https://doi.org/10.2320/matertrans.M2009314
  5. I. H. Jeong, D. H. Jung, K. S. Shin, D. S. Shin and J. P. Jung, "Electrical Characteristics and Thermal Shock Properties of Cu-Filled TSV Prepared by Laser Drilling", Electrical Materials Letters, 9(4), 389 (2013). https://doi.org/10.1007/s13391-013-0006-4
  6. K. Y. K. Tsui, S. K. Yau, V. C. K. Leung, P. Sun and D. X. Q. Shi, "Parametric Study of Electroplating-based Via-filling Process for TSV Applications", International Conference on Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), Beijing, 23, IEEE (2009).
  7. L. Hofmann, R. Ecke, S. E. Schulz, T. Gessner, "Investigations regarding Through Silicon Via filling for 3D integration by Periodic Pulse Reverse Plating with and without additives", Microelectronic Engineering, 88(5), 705 (2011). https://doi.org/10.1016/j.mee.2010.06.040
  8. J. A. T. Norman, M. Perez, S. E. Schulz, T. Waechtler, "New precursors for CVD copper metallization", Microelectronic Engineering, 85(10), 2159 (2008). https://doi.org/10.1016/j.mee.2008.05.036
  9. Q. Li, H. Ling, H. Cao, Z. Bian, M. Li and D. Mao, "Through silicon via Filling by Copper Electroplating in Acidic Cupric Methanesulfonate Bath", International Conference on Electronic Packaging Technology and High Density Packaging (ICEPT-HDP), Beijing, 68, IEEE (2009).
  10. S. C. Hong, W. J. Kim and J. P. Jung, "High-Speed Cu filling into TSV and Non-PR Bumping for 3D chip Packaging", J. Microelectron. Packag. Soc., 18(4), 49 (2011).
  11. S. C. Hong, W. G. Lee, W. J. Kim, J. H. Kim and J. P. Jung, "Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking", Microlectronics Reliability, 51(12), 2228 (2011). https://doi.org/10.1016/j.microrel.2011.06.031
  12. E. H. Choi, Y. S. Lee and S. K. Rha, "Effects of current Density and Organic Additives on Via Copper Electroplating for 3D Packaging", Kor. J. Mater Res., 22(7), 374 (2012). https://doi.org/10.3740/MRSK.2012.22.7.374
  13. S. C. Hong, S. Kumar, D. H. Jung, W. J. Kim and J. P. Jung, "High Speed Cu-Ni Filling into TSV for 3-Dimensional Si Chip Stacking", Met. Mater. Int., 19(1), 123 (2013). https://doi.org/10.1007/s12540-013-1020-7
  14. J. H. Lee, Y. S. Koo, K. T. Kim and M. W. Jung, "The Effects of Levelers on Electrodeposition of Copper in TSV Fillig", J. Microelectron. Packag. Soc., 19(2), 55 (2012). https://doi.org/10.6117/kmeps.2012.19.2.055
  15. E. S. Kim, M. J. Lee, S. D. Kim and S. E. K. Kim, "Ti/Cu CMP process for wafer level 3D integration", J. Microelectron. Packag. Soc., 19(3), 37 (2012). https://doi.org/10.6117/kmeps.2012.19.3.037

Cited by

  1. Effects of Leveler Concentration in High Aspect Ratio Via Filling in 3D SiP vol.58, pp.2, 2017, https://doi.org/10.2320/matertrans.MA201607
  2. Three-Dimesnional Semicondoctor Stacking using TSV(Through-Si-Via) Technology vol.39, pp.3, 2014, https://doi.org/10.5781/jwj.2021.39.3.8
  3. A Review on the Fabrication and Reliability of Three-Dimensional Integration Technologies for Microelectronic Packaging: Through-Si-via and Solder Bumping Process vol.11, pp.10, 2021, https://doi.org/10.3390/met11101664