Journal of the Korea Institute of Information and Communication Engineering (한국정보통신학회논문지)

The Korea Institute of Information and Commucation Engineering (한국정보통신학회)
권호 표지
DOI QR코드

DOI QR Code

A CMOS Phase-Locked Loop with 51-Phase Output Clock

51-위상 출력 클록을 가지는 CMOS 위상 고정 루프

  • Lee, Pil-Ho (Department of Electronic Engineering, Kumoh National Institute of Technology) ;
  • Jang, Young-Chan (Department of Electronic Engineering, Kumoh National Institute of Technology)
  • Received : 2013.12.30
  • Accepted : 2014.02.05
  • Published : 2014.02.28
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes a charge-pump phase-locked loop (PLL) with 51-phase output clock of a 125 MHz target frequency. The proposed PLL uses three voltage controlled oscillators (VCOs) to generate 51-phase clock and increase of maximum operating frequency. The 17 delay-cells consists of each VCO, and a resistor averaging scheme which reduces the phase mismatch among 51-phase clock combines three VCOs. The proposed PLL uses a 65 nm 1-poly 9-metal CMOS process with 1.0 V supply. The simulated peak-to-peak 지터 of output clock is 0.82 ps at an operating frequency of 125 MHz. The differential non-linearity (DNL) and integral non-linearity (INL) of the 51-phase output clock are -0.013/+0.012 LSB and -0.033/+0.041 LSB, respectively. The operating frequency range is 15 to 210 MHz. The area and power consumption of the implemented PLL are $580{\times}160{\mu}m^2$ and 3.48 mW, respectively.

본 논문에서는 125 MHz 목표 주파수의 51-위상 출력 클록을 가지는 전하 펌프 위상 고정 루프(PLL)를 제안한다. 제안된 위상 고정 루프는 51-위상 클록을 출력하면서 최대 동작 주파수를 확보하기 위해 세 개의 전압 제어 발진기(VCO)를 사용한다. 17 단의 지연 소자는 각각의 전압 제어 발진기를 구성하며, 51-위상 클록 사이의 위상 오차를 줄이는 저항 평준화 구조는 세 개의 전압 제어 발진기를 결합시킨다. 제안된 위상 고정 루프는 공급전압 1.0 V의 65 nm 1-poly 9-metal CMOS 공정을 사용한다. 동작 주파수 125 MHz에서 시뮬레이션된 출력 클록의 peak-to-peak 지터는 0.82 ps이다. 51-위상 출력 클록의 차동 비선형성(DNL)과 적분 비선형성(INL)은 각각 -0.013/+0.012 LSB와 -0.033/+0.041 LSB이다. 동작 주파수 범위는 15 ~ 210 MHz이다. 구현된 위상 고정 루프의 면적과 전력 소모는 각각 $580{\times}160{\mu}m^2$과 3.48 mW이다.

Keywords

References

  1. Y. Zheng and K. I. Shepard, "On-Chip Oscilloscopes for Noninvasive Time-Domain Measurement of Waveforms in Digital Integrated Circuits," IEEE Trans. VLSI Systems, pp. 336-344, Jun. 2003.
  2. C. H. Heng and B. S. Song, "A 1.8GHz CMOS Fractional-N Frequency Synthesizer with Randomized Multi-Phase VCO," IEEE Custom Integrated Circuits Conference (CICC), pp. 427-430, May. 2002.
  3. C. L. Ti, T. H. Liu, and T. H. Lin, "A low-jitter and precise multiphase delay-locked loop using shifted averaging VCDL," IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1728-1731, May. 2008.
  4. K. Takinami, R. Strandberg, P. C. P. Liang, G. Le Grand de Mercey, T. Wong, and M. Hassibi, "A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter," IEEE Journal of Solid-State Circuits, vol. 46, no. 11, pp. 2650-2660, Nov. 2011. https://doi.org/10.1109/JSSC.2011.2164011
  5. Y. L. Lo, P. Y. Chou, H. H. Cheng, S. F. Tsai, and W. B. Yang, "An all-digital DLL with dual-loop control for multiphase clock generator," International Symposium on Integrated Circuits(ISIC), pp. 388-391, Dec. 2011.
  6. H. C. Kang, K. H. Ryu, D. H. Lee, W. Lee, S. H. Kim, J. R. Choi, and S. O. Jung, "Process variation tolerant all-digital multiphase DLL for DDR3 interface," IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, Sep. 2010.
  7. H. H. Chang, C. H. Sun, and S. I. Liu, "A 2.4-GHz Fractional-N PLL with a PFD/CP Linearization and an Improved CP Circuit," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), vol. 1, pp. 434-505, Feb. 2003.
  8. Y. S. Kim, S. J. Park, Y. S. Kim, D. B. Jang, S. W. Jeong, H. J. Park, and J. Y. Sim, "A 40-to-800MHz Locking Multi-Phase DLL," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 306-605, Feb. 2007.
  9. Y. S. Kim, S. K. Lee, H. J. Park, and J. Y. Sim, "A 110 MHz to 1.4 GHz Locking 40-Phase All-Digital DLL," IEEE Journal of Solid-State Circuits, vol. 46, no. 2, pp. 435-444, Feb. 2011. https://doi.org/10.1109/JSSC.2010.2092996
  10. S. Dosho, S. Sakiyama, N. Takeda, Y. Tokunaga, and T. Morie, "A PLL for a DVD-16 Write System with 63 Output Phases and 32ps Resolution," IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp. 2422-2431, Feb. 2006.
  11. A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie, and S. Dosho, "A Design Method and Developments of a Low-Power and High-Resolution Multiphase Generation System," IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 831-843, Apr. 2008. https://doi.org/10.1109/JSSC.2008.917567
  12. Y. Konno, K. Tomioka, Y. Aiba, K. Yamazoe, and B. S. Song, "A CMOS 1${\time}$-16${\time}$ speed DVD write channel IC," IEEE Journal of Solid-State Circuits, vol. 41, no. 3, pp. 642-650, Mar. 2006. https://doi.org/10.1109/JSSC.2005.864122