Journal of the Institute of Electronics and Information Engineers (전자공학회논문지)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

Design of Intra Prediction Circuit for HEVC and H.264 Multi-decoder Supporting UHD Images

UHD 영상을 지원하는 HEVC 및 H.264 멀티 디코더 용 인트라 예측 회로 설계

  • Yu, Sanghyun (Department of Electronics Engineering, Hankuk University of Foreign Studies) ;
  • Cho, Kyeongsoon (Department of Electronics Engineering, Hankuk University of Foreign Studies)
  • 유상현 (한국외국어대학교 전자공학과) ;
  • 조경순 (한국외국어대학교 전자공학과)
  • Received : 2016.10.17
  • Accepted : 2016.11.22
  • Published : 2016.12.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper proposes the architecture and design of intra prediction circuit for a multi-decoder supporting UHD images. The proposed circuit supports not only the latest video compression standard HEVC but also H.264. In addition to the basic function of performing intra prediction, this circuit has the capability of performing the reference sample filter operation defined in the H.264 standard, and the smoothing and strong sample filter operations defined in the HEVC standard. We reduced the circuit size by sharing the circuit blocks for common operations and internal storage, and improved the circuit performance by parallel processing. The proposed circuit was described at RTL using Verilog HDL and its functionality was verified by using NC-Verilog of Cadence. The RTL circuit was synthesized by using Design Compiler of Synopsys and 130nm standard cell library. The synthesized gate-level circuit consists of 69,694 gates and processes 100 ~ 280 frames per second for 4K-UHD HEVC images at the maximum operation frequency of 157MHz.

이 논문은 UHD 영상을 지원하는 멀티 디코더 용 인트라 예측 회로의 구조와 설계를 제안하고 있다. 제안된 회로는 가장 최신의 비디오 압축 표준인 HEVC뿐만 아니라 H.264도 지원한다. 이 회로는 기본적인 인트라 예측 기능이외에 추가적으로 H.264 표준에 정의되어 있는 참조 샘플 필터 연산과 HEVC 표준에 정의되어 있는 약한 참조 샘플 필터 및 강한 참조 샘플 필터 연산을 처리하는 기능도 갖고 있다. 공통적인 연산부와 내부 저장소를 공유함으로써 회로의 크기를 감소시켰으며, 병렬 연산을 통하여 성능을 향상시켰다. 제안된 회로는 Verilog HDL(Hardware Description Language)을 이용하여 RTL(Register Transfer Level)로 기술하였으며, Cadence의 NC-Verilog를 이용하여 기능을 검증하였다. RTL 회로를 Synopsys의 Design Compiler 및 130nm 표준 셀 라이브러리를 이용하여 합성하였다. 합성된 게이트 수준 회로는 69,694개의 게이트로 구성되며, 최대 동작주파수 157MHz에서 4K-UHD HEVC 영상을 초당 100 ~ 280 프레임의 속도로 처리한다.

Keywords

References

  1. B. Bross, W. J. Han, J. R. Ohm, G. J. Sullivan, Y. K. Wang and T. Wiegand, "High Efficiency Video Coding (HEVC) Text Specification Draft 10 (for FDIS & Last Call)," The Joint Collaborative Team on Video Coding (JCT-VC), JCTVC-L1003_v34, January, 2013.
  2. ITU-T, "Recommendation and International Standard of Joint Video Specification," ITU-T Recommendation H.264/ISO/IEC 14496-10 AVC, October, 2004.
  3. Bong-Hee Bae, Jin-Hyeung Kong, "A Design of Pipelined-parallel CABAC Decoder Adaptive to HEVC Syntax Elements," Journal of the Institute of Electronics and Information Engineers, vol.52, no.5, pp.155-164, May, 2015. https://doi.org/10.5573/ieie.2015.52.5.155
  4. Hongkyun Jung, Kwangki Ryoo, "An Intra Prediction Hardware Architecture Design for Computational Complexity Reduction of HEVC Decoder," Journal of Korea Institue of Information and Communication Engineering, vol.17, no.5, pp.1203-1212, January, 2013. https://doi.org/10.6109/jkiice.2013.17.5.1203
  5. Chao-Tsung Huang, Mehul Tikekar, Anantha P.Chandrakasan, "Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding," IEEE Transactions on Very Large Scale Integration Systems, vol. 22, Issue.7, pp.1515-1525, August, 2013.
  6. Choi Seunghwan, "Hardware Architecture Design for HEVC Decoder Using Parallel Process: Intra Prediction and Inter Prediction," Master's Thesis of Myongji University, 2015.
  7. Jihey Yoo, Seonyoung Lee, Kyeongsoon Cho, "Design of High-Performance Intra Prediction Circuit for H.264 Video Decoder," in Proc. of IEEK Conf. on 2009 SoC Conference, pp.1952-1955, Jeonju, Republic of Korea, May, 2009.
  8. Jaeoh Shim, Seonyoung Lee, Kyeongsoon Cho, "Design of Intra Prediction Circuit for H.264 Decoder Sharing Common Operations Unit," Journal of the Institute of Electronics and Information Engineers, vol.45, SD, no.9, pp.103-109, May, 2009.
  9. Muhammad Nadeem, Stephan Wong, Georgi Kuzmanov, "An Efficient Hardware Design for Intra-prediction in H.264/AVC Decoder," Saudi International Electronics Communications and Photonics Conference, pp.1-6, April, 2011.