DOI QR코드

DOI QR Code

Design of a step-up DC-DC Converter using a 0.18 um CMOS Process

0.18 um CMOS 공정을 이용한 승압형 DC-DC 컨버터 설계

  • Lee, Ja-kyeong (Department of Nano Engineering, Inje University/Department of Nanoscience and Engineering, Center for Nano Manufacturing, Inje University) ;
  • Song, Han-Jung (Department of Nano Engineering, Inje University/Department of Nanoscience and Engineering, Center for Nano Manufacturing, Inje University)
  • 이자경 (인제대학교 나노융합공학과/인제대학교 나노매뉴팩처링 연구소) ;
  • 송한정 (인제대학교 나노융합공학과/인제대학교 나노매뉴팩처링 연구소)
  • Received : 2016.03.15
  • Accepted : 2016.06.02
  • Published : 2016.06.30

Abstract

This paper proposes a PWM (Pulse Width Modulation) voltage mode DC-DC step-up converter for portable devices. The converter, which is operated with a 1 MHz switching frequency, is capable of reducing the mounting area of passive devices, such as inductor and capacitor, and is suitable for compact mobile products. This step-up converter consists of a power stage and a control block. The circuit elements of the power stage are an inductor, output capacitor, MOS transistors Meanwhile, control block consist of OPAMP (operational amplifier), BGR (band gap reference), soft-start, hysteresis comparator, and non-overlap driver and some protection circuits (OVP, TSD, UVLO). The hysteresis comparator and non-overlapping drivers reduce the output ripple and the effects of noise to improve safety. The proposed step-up converter was designed and verified in Magnachip/Hynix 0.18um 1-poly, 6-metal CMOS process technology. The output voltage was 5 V with a 3.3 V input voltage, output current of 100 mA, output ripple less than 1% of the output voltage, and a switching frequency of 1 MHz. These designed DC-DC step-up converters could be applied to the Personal Digital Assistants(PDA), cellular Phones, Laptop Computer, etc.

본 논문에서는, 휴대기기를 위한 PWM(Pulse Width Modulation), 전압모드 DC-DC 승압형 컨버터를 제안한다. 제안하는 컨버터는 현재 소형화 되어가고 있는 휴대기기 시장에 적합하도록 1 MHz의 스위칭 주파수를 사용하여 칩 면적을 줄였다. 제안하는 DC-DC 컨버터는 전력단과 제어단으로 이루어지며 전력단은 인덕터, 출력 커패시터, MOS 트랜지스터 등으로 구성되며 제어단은 연산증폭기, 밴드갭 회로, 소프트 스타트 블록, 히스테리시스 비교기와 비겹침 드라이버로 구성된다. 설계된 회로는 히스테리시스 비교기와 논오버랩 드라이버를 사용하여 낮은 전압에서 구동되는 휴대기기의 잡음의 영향을 줄이고 출력전압 리플을 감소시켰다. 제안하는 회로는 1-poly 6-metal CMOS 매그나칩/하이닉스 $0.18{\mu}m$ 공정을 사용하여 레이아웃을 진행하였다. 설계된 컨버터는 입력 전압 3.3 V, 출력전압 5 V, 출력전류 100 mA 출력전압 대비 1%의 출력 전압 리플과 1 MHz의 스위칭 주파수의 특성을 갖는다. 본 논문에서 제안하는 승압형 DC-DC 컨버터는 PDA, 휴대폰, 노트북 등 휴대용 전자기기 시장에 맞는 고효율, 소형화 컨버터로서 유용하게 사용 될 것으로 사료된다.

Keywords

References

  1. L. M. Piao, "A study on Design of PMIC of SEPIC/BOOST Topology with Integrated current sensing circuit", Inha University Master degree , 2011.
  2. Said Oucheriah, Liping Guo, "PWM-Based Adaptive Sliding-Mode Control for Boost DC-DC Converters," IEEE Transactions on industrial electronics, vol. 60, no. 8, pp. 3291-3294, 2013. DOI: http://dx.doi.org/10.1109/TIE.2012.2203769
  3. Hee-Jun Kim(2012), Basic analysis of switching power supply, Seoul, P&A school.
  4. J. K. Kim, "Design of high-efficiency Buck DC-DC converter for reduction of control circuit loss," Hanyang University Master degree, 2011.
  5. R. Jacob Baker, H. W. Li, D. E. Boyce, CMOS Circuit Design, Layout, and Simulation, IEEE Press.
  6. Gray, Hurst, Lewis, "Meyer Analysis and Design of Analog Integrated Circuits," John Wiley& sons, Ltd
  7. TEXAS INSTRUMENTS, Comparator with Hysteresis Reference Design, 2013.
  8. Eric Magne Solie, "Soft Start Precharge Circuit for DC Power Supply," U.S. Patent 6 998 829, 2006.
  9. F. F. Ma, W. Z. Chen and J. C. Wu, "A Monolithic Current-Mode Buck Converter With Advanced Control and Protection Circuits," IEEE Trans. On Power Electronics, vol. 22, pp. 1836-1846, 2007. DOI: http://dx.doi.org/10.1109/TPEL.2007.904237