The Transactions of the Korean Institute of Power Electronics (전력전자학회논문지)

The Korean Institute of Power Electronics (전력전자학회)
권호 표지
DOI QR코드

DOI QR Code

Neutral-Point Voltage Balancing Control Scheme for Fault-Tolerant Operation of 3-Level ANPC Inverter

3-레벨 ANPC 인버터의 고장 허용 운전 시 중성점 전압 균형 제어 기법

  • Lee, Jae-Woon (Electric Machines and Drives Research Center, KERI) ;
  • Kim, Ji-Won (Electric Machines and Drives Research Center, KERI) ;
  • Park, Byoung-Gun (Electric Machines and Drives Research Center, KERI) ;
  • Nho, Eui-Cheol (Dept. of Electrical Eng., Pukyong National University)
  • Received : 2018.11.14
  • Accepted : 2019.02.12
  • Published : 2019.04.20
Download PDF
⟨ Previous Next ⟩

Abstract

This study proposes a neutral voltage balance control scheme for stable fault-tolerant operation of an active neutral point clamped (ANPC) inverter using carrier-based pulse width modulation. The proposed scheme maintains the neutral voltage balance by reconfiguring the switching combination and modulating the reference output voltage in order to solve the degradation of the output characteristic in the fault tolerant operation due to the fault of the power semiconductor switch constituting the ANPC inverter. The feasibility of the proposed control scheme is confirmed by HIL experiment using RT-BOX.

Keywords

JRJJC3_2019_v24n2_120_f0001.png 이미지

Fig. 1. Circuit diagram of Three-level ANPC inverter.

JRJJC3_2019_v24n2_120_f0002.png 이미지

Fig. 2. Current flow path under single device open fault.

JRJJC3_2019_v24n2_120_f0003.png 이미지

Fig. 3. Current flow path under single device short fault.

JRJJC3_2019_v24n2_120_f0004.png 이미지

Fig. 4. Voltage phasor relationships under fault tolerant control.

JRJJC3_2019_v24n2_120_f0005.png 이미지

Fig. 5. Space vector diagram under Sa1 open-circuit fault.

JRJJC3_2019_v24n2_120_f0006.png 이미지

Fig. 6. Reference voltage modulation in case of Sa1 open-circuit fault.

JRJJC3_2019_v24n2_120_f0007.png 이미지

Fig. 7. Waveforms under Sa1 open fault.

JRJJC3_2019_v24n2_120_f0008.png 이미지

Fig. 8. Waveforms under Sa2 open fault.

JRJJC3_2019_v24n2_120_f0009.png 이미지

Fig. 9. Waveforms under Sa5 open fault.

JRJJC3_2019_v24n2_120_f0010.png 이미지

Fig. 10. Vector diagram of maximum modulation index of phase voltage in fault condition.

JRJJC3_2019_v24n2_120_f0011.png 이미지

Fig. 11. HIL experiment using RT-BOX.

JRJJC3_2019_v24n2_120_f0012.png 이미지

Fig. 12. Output current under Sa1 open fault.

JRJJC3_2019_v24n2_120_f0013.png 이미지

Fig. 13. DC link capacitor voltage and motor speed ripple in different mode of operation.

JRJJC3_2019_v24n2_120_f0014.png 이미지

Fig. 14. DC link capacitor voltage and motor speed ripple before and after the application of the proposed neutral voltage balance control.

TABLE I SWITCHING STATES OF THREE-LEVEL ANPC INVERTER

JRJJC3_2019_v24n2_120_t0001.png 이미지

TABLE II SWITCHING SEQUENCE FOR SINGLE DEVICE OPEN CIRCUIT FAULT

JRJJC3_2019_v24n2_120_t0002.png 이미지

TABLE III MAIN EXPERIMENT PARAMETERS

JRJJC3_2019_v24n2_120_t0003.png 이미지

References

  1. M. Hagiwara and H. Akagi, “Control and experiment of pulse width modulated modular multilevel inverters,” IEEE Trans. Power Electron, Vol. 24, No. 7, pp. 1737-1746, Jul. 2009. https://doi.org/10.1109/TPEL.2009.2014236
  2. A. Nabae, I. Takahashi, and H. Akagi, “A new neutral point-clamped PWM inverter,” IEEE Trans. Ind. Applicat., Vol. 17, No. 5, pp. 518-523, 1981.
  3. J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multi level inverter: A survey of topologies, control, and applications," IEEE Trans. on Industrial Electronics, Vol. 49, pp. 724-738, 2002. https://doi.org/10.1109/TIE.2002.801052
  4. P. Lezana, J. Pou, T. A. Meynard, J. Rodriguez, S. Ceballos, and F. Richardeau, “Survey on fault operation on multilevel inverters,” IEEE Trans. Ind. Electron., Vol. 57, No. 7, pp. 2207-2218, Jul. 2010. https://doi.org/10.1109/TIE.2009.2032194
  5. J. C. Lee, T. J. Kim, and D. S. Hyun, “A novel fault detection method of open-fault in NPC inverter system,” The Transactions of the Korean Institute of Power Electronics, Vol. 12, No. 2, pp. 115-122, Apr. 2007.
  6. B. G. Park, T. S. Kim, J. S. Ryu, D. S. Hyun, and B. K. Lee, “Fault tolerant system for open switch fault of BLDC motor drive,” The Transactions of the Korean Institute of Power Electronics, Vol. 11, No. 2, pp. 164-171, Apr. 2006.
  7. T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," in IEEE Transactions on Industrial Electronics, Vol. 52, No. 3, pp. 855-868, Jun. 2005. https://doi.org/10.1109/TIE.2005.847586
  8. J. Li, A. Q. Huang, Z. Liang, and S. Bhattacharya, “Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives,” IEEE Trans. Power Electron., Vol. 27, No. 2, pp. 519-533, Feb. 2012. https://doi.org/10.1109/TPEL.2011.2143430
  9. L. Dominik and K. Siembab, "Comparison of fault tolerant control algorithm using space vector modulation of PMSM drive," in Proc. IEEE ICEMS, No. 4, pp. 24-31, 2014.