Journal of the Korea Society of Computer and Information (한국컴퓨터정보학회논문지)

Korean Society of Computer Information (한국컴퓨터정보학회)
권호 표지
DOI QR코드

DOI QR Code

Buffer Policy based on High-capacity Hybrid Memories for Latency Reduction of Read/Write Operations in High-performance SSD Systems

  • Kim, Sungho (Software Research Team, Gyeongbuk Institute of IT Convergence Industry Technology (GITC)) ;
  • Hwang, Sang-Ho (Wellness Convergence Research Center, Daegu Gyeongbuk Institute of Science and Technology (DGIST)) ;
  • Lee, Myungsub (Dept. of Computer Information, Yeungnam University College) ;
  • Kwak, Jong Wook (Dept. of Computer Engineering, Yeungnam University) ;
  • Park, Chang-Hyeon (Dept. of Computer Engineering, Yeungnam University)
  • Received : 2019.04.29
  • Accepted : 2019.06.17
  • Published : 2019.07.31
Download PDF
⟨ Previous Next ⟩

Abstract

Recently, an SSD with hybrid buffer memories is actively researching to reduce the overall latency in server computing systems. However, existing hybrid buffer policies caused many swapping operations in pages because it did not consider the overall latency such as read/write operations of flash chips in the SSD. This paper proposes the clock with hybrid buffer memories (CLOCK-HBM) for a new hybrid buffer policy in the SSD with server computing systems. The CLOCK-HBM constructs new policies based on unique characteristics in both DRAM buffer and NVMs buffer for reducing the number of swapping operations in the SSD. In experimental results, the CLOCK-HBM reduced the number of swapping operations in the SSD by 43.5% on average, compared with LRU, CLOCK, and CLOCK-DNV.

Keywords

CPTSCQ_2019_v24n7_1_f0001.png 이미지

Fig. 1. Architecture of SSD

CPTSCQ_2019_v24n7_1_f0002.png 이미지

Fig. 2. Architecture of CLOCK-HBM

CPTSCQ_2019_v24n7_1_f0003.png 이미지

Fig. 3. The detailed diagram for the state of pages inCLOCK-HBM

CPTSCQ_2019_v24n7_1_f0004.png 이미지

Fig. 4. The normalized number of swapping operations in hybrid buffer

CPTSCQ_2019_v24n7_1_f0005.png 이미지

Fig. 5. The number of write operations in hybrid buffer

CPTSCQ_2019_v24n7_1_f0006.png 이미지

Fig. 6. The number of read operations in hybrid buffer

Table 1. Characteristics of memories

CPTSCQ_2019_v24n7_1_t0001.png 이미지

Table 2. Switching conditions for the number of write operations of each level in DRAM buffer page

CPTSCQ_2019_v24n7_1_t0002.png 이미지

Table 3. Parameters for SSD model in the simulator

CPTSCQ_2019_v24n7_1_t0003.png 이미지

Table 4. Detailed characteristics of workloads

CPTSCQ_2019_v24n7_1_t0004.png 이미지

References

  1. Samsung. V, and SSD. N, "860 EVO," 2018.
  2. C. Kim, D. H. Kim, W. Jeong, H. J. Kim, I. H. Park, H. W. Park, and S. B. Kim, "A 512-Gb 3-b/Cell 64-Stacked WL 3-D-NAND Flash Memory," IEEE Journal of Solid-State Circuits, Vol. 53, No. 1, pp. 124-133, Aug, 2018. https://doi.org/10.1109/JSSC.2017.2731813
  3. C. Matsui, C. Sun, and K. Takeuchi, "Design of hybrid SSDs with storage class memory and NAND flash memory," Proceedings of the IEEE, Vol. 105, No. 9, pp. 1812-1821, Sep, 2017. https://doi.org/10.1109/JPROC.2017.2716958
  4. D. H. Kang, S. J. Han, Y. C. Kim, and Y. I. Eom, "CLOCK-DNV: a write buffer algorithm for flash storage devices of consumer electronics," IEEE Transactions on Consumer Electronics, Vol. 63, No. 1, pp. 85-91, Feb, 2017. https://doi.org/10.1109/TCE.2017.014700
  5. S. Kim, S. H. Hwang, and J. W. Kwak, "Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory," Microprocessors and Microsystems, Vol. 57, pp. 65-75. Mar, 2018. https://doi.org/10.1016/j.micpro.2018.01.003
  6. Micron, M. L. C. "SSD Specification," 2013.
  7. T. Coughlin, "A Timeline for Flash Memory History [The Art of Storage]," IEEE Consumer Electronics Magazine, Vol. 6, No. 1, pp. 126-133, Jan, 2017. https://doi.org/10.1109/MCE.2016.2614739
  8. T. S. Chung, D. J. Park, S. Park, D. H. Lee, S. W. Lee, and H. J. Song, "A survey of flash translation layer," Journal of Systems Architecture, Vol. 55, No. 5-6, pp. 332-343, May-Jun, 2009. https://doi.org/10.1016/j.sysarc.2009.03.005
  9. F. Chen, T. Zhang, and X. Zhang, "Software Support Inside and Outside Solid-State Devices for High Performance and High Efficiency," Proceedings of the IEEE, Vol. 105, No. 9, pp. 1650-1665. Sep, 2017. https://doi.org/10.1109/JPROC.2017.2679490
  10. D. Ma, J. Feng, and G. Li, "A survey of address translation technologies for flash memories," ACM Computing Surveys (CSUR), Vol. 46, No. 3, pp. 36-75, 2014.
  11. M. C. Yang, Y. M. Chang, C. W. Tsao, P. C. Huang, Y. H. Chang, and T. W. Kuo, "Garbage collection and wear leveling for flash memory: Past and future." In Smart Computing (SMARTCOMP), 2014 International Conference on, IEEE, pp. 66-73, Nov, 2014.
  12. S. H. Kim, and J. W. Kwak, "EPET-WL: Enhanced Prediction and Elapsed Time-based Wear Leveling Technique for NAND Flash Memory in Portable Devices," Journal of the Korea Society of Computer and Information, Vol. 21, No. 5, pp. 1-10, May, 2016. https://doi.org/10.9708/jksci.2016.21.5.001
  13. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," Nature nanotechnology, Vol. 8, No. 1, pp. 13-24, Dec, 2013. https://doi.org/10.1038/nnano.2012.240
  14. S. H. Hwang, J. H. Choi, and J. W. Kwak, "Adaptive Writeback-aware Cache Management Policy for Lifetime Extension of Non-volatile Memory," JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, Vol 17, No. 4, pp. 514-523, Aug, 2017. https://doi.org/10.5573/JSTS.2017.17.4.514
  15. S. Jiang, F. Chen, and X. Zhang, "CLOCK-Pro: An Effective Improvement of the CLOCK Replacement," In USENIX Annual Technical Conference, General Track, pp. 323-336, Apr, 2005.
  16. H. Kim, and S. Ahn, "BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage," In FAST, Vol. 8, No. 16, pp. 1-14, Feb, 2008.
  17. D. H. Kang, C. Min, and Y. I. Eom, "TS-CLOCK: temporal and spatial locality aware buffer replacement algorithm for NAND flash storages," In ACM SIGMETRICS Performance Evaluation Review, Vol. 42, No. 1, pp. 581-582, Jun, 2014. https://doi.org/10.1145/2637364.2592028
  18. G. Ganger, B. Worthington, and Y. Patt, The DiskSim simulation environment (v4. 0) [Online], Available: http://www.pdl.cmu.edu/DiskSim/Online-document, Parallel Data Lab, 2009.
  19. V. Prabhakaran, and T. Wobber, "SSD extension for DiskSim simulation environment," Microsoft Reseach, 2009.
  20. OLTP and Websearch Traces form UMass Trace Repository [Online]. Available: http://traces.cs.umass.edu (downloaded 2013, Jan. 16).
  21. R. Koller, and R. Rangaswami, "I/O deduplication: Utilizing content similarity to improve I/O performance," ACM Transactions on Storage (TOS), Vol. 6, No. 3, pp. 13-39. Sep, 2010.