Journal of the Korea Society of Computer and Information (한국컴퓨터정보학회논문지)

Korean Society of Computer Information (한국컴퓨터정보학회)
권호 표지
DOI QR코드

DOI QR Code

Index management technique using Small block in storage device based on NAND flash memory

  • Lee, Seung-Woo (Dept. of Aeronautical Software Engineering, Kyungwoon University) ;
  • Oh, Se-Jin (Dept. of Aeronautical Software Engineering, Kyungwoon University)
  • Received : 2020.09.21
  • Accepted : 2020.10.14
  • Published : 2020.10.30
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we propose to solve the problem of increasing system memory usage due to an increase in the number of mapping information management when using a NAND flash memory-based storage device in an existing sector-based file system. The proposed technique is to store only mapping information in page units based on index blocks and manage them in block units. To this end, the proposed technique uses a sequential offset for storing and managing a plurality of mapping information in one page in a small block, and a reverse offset for a spare page corresponding to a change in mapping information in the block. Through this, the proposed technique has the advantage that the number of block-unit deletions is less than that of the existing technique, and the system memory usage required for mapping information management is low. Reduced by about 32%.

이 논문에서는 낸드 플래시 메모리 기반 저장장치를 기존 섹터 기반 파일시스템에서 사용할 때 사상정보 관리개수의 증가로 인해 시스템 메모리 사용량이 증가하는 문제를 최대한 해결하기 위해 데이터 입출력 시 시간적집약성과 공간적집약성을 함께 고려한 사상기법을 제안한다. 제안기법은 색인 블록을 기반으로 페이지 단위로 사상정보만을 저장하여 이를 블록단위로 관리한다. 제안기법은 이를 위해 스몰 블록 내 하나에 페이지에 다수의 사상정보를 저장하여 관리하기 위한 순차 오프셋을 이용하며 블록 내에서 사상정보에 변경에 대응하는 여유페이지를 위한 역순 오프셋을 이용한다. 제안기법은 이를 통해 기존기법과 비교하여 블록단위 삭제 횟수가 적게 발생하며 사상정보 관리를 위해 필요한 시스템메모리 사용량이 낮은 장점이 있다 제안기법에 색인 블록 사상기법은 기존 로그블록 기법과 비교하여 블록병합 횟수를 약 32% 줄였다.

Keywords

References

  1. Y. Takai, M. Fukuchi, R. Kinoshita, C. Matsui, K. Takeuchi, "Analysis on Heterogeneous SSD Configuration with Quadruple-Level 셀 (QLC) NAND Flash Memory," 2019 IEEE 11th International Memory Workshop (IMW), June 2019. DOI: 10.1109/IMW.2019.8739689
  2. S.W Choi, K.T Park, M. Passerini, H.J Park, D.Y Kim, C.H Kim, K.W Park, J.W, Kim "A 셀 current compensation scheme for 3D NAND FLASH memory," 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC), January 2016. DOI: 10.1109/ASSCC.2015.7387432
  3. Hang-Ting Lue, "3D NAND flash memory," https://patents.google.com/patent/US9018047B2/en
  4. A. Soga, C. Sun, K. Takeuchi, "NAND flash aware data management system for high-speed SSDs by garbage collection overhead suppression," 2014 IEEE 6th International Memory Workshop (IMW), May 2014. DOI: 10.1109/IMW.2014.6849374
  5. T.S Chung, D.J Park, S.W Park, D.H Lee, S.W Lee, and H.J Song, "A survey of Flash Translation Layer," Journal of Systems Architecture, Vol. 55, No. 5, pp. 332-343, April 2009. DOI: https://doi.org/10.1016/j.sysarc.2009.03.005
  6. S.J Kwon, A. Ranjitkar, Y.B Ko, and T.S Chung, "FTL algorithms for NAND-type flash memories," Design Automation for Embedded Systems, Vol. 15, No. 3-4, pp. 191-224, March 2011. DOI: https://doi.org/10.1007/s10617-011-9071-9
  7. D. Ma, J. Feng, and G. Li, "A Survey of Address Translation Technologies for Flash Memories," ACM Computing Surveys (CSUR), Vol. 46, No. 3, pp. 1-39, January 2014. DOI: https://doi.org/10.1145/2512961
  8. Y. Wang, Z. Qin, R. Chen, Z. Shao, Q. Wang, S. Li, L.T. Yang, "A Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems," IEEE Transactions on Multi-Scale Computing Systems Vol. 2, No. 1, pp. 17-29, March 2016. DOI: 10.1109/TMSCS.2016.2516015
  9. Y. Hu, H. Jiang, D. Feng, L. Tian, S. Zhang, J. Liu, W. Tong, Y. Qin, L. Wang, "Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation," 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST), pp. 1-12, June 2010. DOI: 10.1109/MSST.2010.5496970
  10. S.W Lee, D.J Park, T.S Chung, D.H Lee, S.W Park, H.J Song, "A Log Buffer-Based Flash Translation Layer Using Fully-Associative Sector Translation," ACM Transactions on Embedded Computing Systems, Vol. 6, No. 3, July 2007. DOI: https://doi.org/10.1145/1275986.1275990
  11. D.W Jung, J.U Kang, H.S Jo, J.S Kim, and J.W Lee, "Superblock FTL: A Superblock-Based Flash Translation Layer with a Hybrid Address Translation Scheme," ACM Transactions on Embedded Computing Systems (TECS), Vol. 9, No. 4, April 2010. DOI: https://doi.org/10.1145/1721695.1721706
  12. S.W Lee, K.W Ryu, "Block Unit Mapping Technique of NAND Flash Memory Using Variable Offset," Journal of The Korea Society of Computer and Information Vol. 24 No. 8, pp. 9-17 August 2019. DOI : http://dx.doi.org/10.9708/jksci.2019.24.08.009
  13. Y.J Kim, B. Tauras, A. Gupta, B. Urgaonkar, "FlashSim: A Simulator for NAND Flash-Based Solid-State Drives," 2009 First International Conference on Advances in System Simulation, October 2009. DOI: 10.1109/SIMUL.2009.17