Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지

MVL Data Converters Using Neuron MOS Down Literal Circuit

뉴런모스 다운리터럴 회로를 이용한 다치논리용 데이터 변환기

  • Published : 2003.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

This paper describes the design techniques of the data converters for Multiple-Valued Logic(MVL). A 3.3V low power 4 digit CMOS analog to quaternary converter (AQC) and quaternary to analog converter (QAC) mainly designed with the neuron MOS down literal circuit block has been introduced. The neuron MOS down literal architecture allows the designed AQC and QAC to accept analog and 4 level voltage inputs, and enables the proposed circuits to have the multi-threshold properity. Low power consumption of the AQC and QAC are achieved by utilizing the proposed architecture.

본 논문에서는 다치논리(Multiple-Valued Logic : MVL)를 위한 데이터 변환기의 설계방법에 대해서 논의한다. 3.3 v의 단일 전원의 4 디지트의 CMOS 아날로그 4치 변환기(Analog to Quaternary Converter : AQC)와 4치 아날로그 변환기(Quaternary to Analog Converter)를 뉴런모스를 사용한 다운리터럴회로(Down-Literal Circuit : DLC)를 사용하여 설계하였다. 뉴런모스 다운리터럴회로는 제안된 AQC와 QAQ가 4개의 전압 레벨값을 출력과 입력으로 사용하게 하며, 소자의 다중 문턱전압 특성을 갖게한다. 제안된 AQC -QAC 회로는 구조면에서 전전력 소모의 특성을 갖는다.

Keywords

References

  1. CMOS Circuit Design, Layout, and Simulation Jacob Baker, R.;Harry W. Li;David E. Byoce
  2. Operational Amplifiers & Linear Integrated Circuits Coughlin, F.;Driscoll, F.
  3. Analog-Digital Conversion Handbook The Engineering Staff of Analog Devices
  4. IEEE Electron Devices v.39 A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations Shibata, T.;Ohmi, T.
  5. Proc. 28th ISMVL Application of Neuron-MOS to Current-Mode Multi-Valued Logic Circuits Shen, J.;Tanno, K.;Ishizuka, O.;Tang, Z.
  6. Proc. 29th ISMVL Down Literal circuit with Neuron-MOS Transistors and Its Applications Shen, J.;Tanno, K.;Ishizuka, O.
  7. Proc. 32nd ISMVL Multi-Valued Flip-Flop with Neuron-CMOS NMIN Circuits Motoi Inaba;Koichi Tanno;Okihiko Ishizuka
  8. Proc. 9th ISMVL Simultaneous Analog to Quaternary Conversion Wayne Current, K.
  9. Proc. 12th ISMVL Quaternary to Analog Converters Wayne Current, K.
  10. IEEE IEDM 92 Neuron-MOS Binary-Logic Circuits Featuring Dramatic Reduction in Transistor count and Interconnections Koji Kotani;Tadashi Shibata;Tadahiro Ohmi
  11. IEEE Trans. on Electron Devices v.40 no.5 Neuron-MOS Binary-Logic Circuits Part II ;Simplifying Techniques of Circuit Configuration and their Practical Applications Tadashi Shibata;Tadahiro Ohmi
  12. IEEE IEDM 96 DC-Current-Free Low-Power A/D Converter Circuitry Using Dynamic Latch Comparators With Divided-Capacitance Voltage Reference Koji Kotani;Tadashi Shibata;Tadahiro Ohmi
  13. IEE Proc.-Circuits Devices Syst. v.148 no.1 Improved Neuron MOS-Transistor Structures for integrated Neural Network Circuits　 Rantala, A.;Franssila, S.;Kaski, K.;Lampinen, J.;Aberg, M.;Kuivalainen, P.
  14. Proc. 27th ISMVL Application of Resonant-Tunneling Quaternary Quantizer to Ultrahigh-Speed A/D Converter Takao Waho;Masafumi Yamamoto
  15. Proc. 31st ISMVL Flash Analog-to-Digital Converter Using Resonant-Tunneling Multiple-Valued Circuits Takao Waho;Kazufumi Hattori;YuujiTakamatsu
  16. Proc. 31st ISMVL A 4-Digit CMOS Quaternary to Analog Converter with Current Switch and Neuron MOS Down-Literal Circuit Han, S.;Choi, Y.;Kim, H.