Effect of Soft Error Rate on SRAM with Metal Plate Capacitance

  • Kim Do-Woo (Dept. of Digital Design, Ansung Women's Polytechnic College) ;
  • Gong Myeong-Kook (R & D Center, Optoway, Inc.) ;
  • Wang Jin-Suk (Dept. of Electrical and Electronic Engineering, Chungnam National University)
  • 발행 : 2005.12.01

초록

We compared and analyzed ASER (Accelerated Soft Error Rate) for cell structures and metal plate capacitance in the fabricated 16M SRAM. Application of the BNW (Buried NWELL) lowered the ASER value compared to the normal well structure. By applying the metal plate capacitor with the BNW, the lowest ASER value can be obtained. The thinner oxide thickness of the metal plate capacitor provides higher capacitance and lower ASER value. The ASER is improved from 2200 FIT to 1000 FIT after sole application of the BNW. However, it is dramatically improved to 15 FIT once the metal plate capacitor is additionally applied.

키워드

참고문헌

  1. C. Lage, D. Burnett, T. McNelly, K. Baker, A. Bormann, D. Dreier, V. Soorholtz, IEEE IEDM Tech. Dig., 821-824, 1993
  2. Paul M, Carter and Brian R. Wilkins, IEEE J. Solid- State Circuits vol. SC-22, 3, pp. 430-463, June, 1987
  3. D. Burnett, C. Lage, and A. Borrman, IRPS, 156-160, 1993
  4. D. W. Kim, M. K. Gong, J. S. Wang, KIEE International Transaction on EA, vol. 3-C, no. 1, p. 15-18, 2003
  5. Y. Okazaki, T. Kobayashi, S. Konaka, T. Morimoto, M. Takahashi, K. Imaians Y. Kado, Symposium on VLSI Technology, pp. 83-84, 1990
  6. Larry D. Edmonds, IEEE Transactions on Nuclear Science, vol. 38, 2, 828-833, April, 1991 https://doi.org/10.1109/23.289396
  7. B. Chappell, Stanley E. Schuster, George A. Sai- Halasz, IEEE Transactions on Electron Devices vol. ED-32, 2, 463-470, February, 1985
  8. Sai-Wai Fu, Amr M. Mohsen, and Tim C. May, IEEE Transactions on Electron Devices vol. ED-32, 1, 49-54, January, 1985
  9. P. Hazucha, et al., IEEE IEDM Tech. Dig., 523-526, 2003