Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

Three-Dimensional Stacked Memory System for Defect Tolerance

적층 구조의 3차원 결함극복 메모리

  • Han, Se-hwan (Department of Electronics Engineering, Chungbuk National University) ;
  • You, Young-Gap (Department of Information and Communication Engineering, Chungbuk National University) ;
  • Cho, Tae-Won (Department of Electronics Engineering, Chungbuk National University)
  • Received : 2010.06.07
  • Accepted : 2010.10.29
  • Published : 2010.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

This paper presents a method for constructing a memory system using defective memory chips comprising faulty storage blocks. The three-dimensional memory system introduced here employs a die-stacked structure of faulty memory chips. Signals lines passing through the through-silicon-vias (TSVs) connect chips in the defect tolerant structure. Defective chips are classified into several groups each group comprising defective chips having faulty blocks at the same location. A defect tolerant memory system is constructed using chips from different groups. Defect-free storage blocks from spare chips replace faulty blocks using additional routing circuitry. The number of spare chips for defect tolerance is $s={\ulcorner}(k{\times}n)/(m-k){\urcorner}$ to make a system defect tolerant for (n+s) chips with k faulty blocks among m independently addressable blocks.

메모리칩의 제조 과정에서 발생하는 불량 칩 중 한 두개 비트의 결함이 있는 여러 개의 칩들을 모아서 정상 동작하는 메모리 시스템을 구성하는 방법을 제시한다. 여기에서 제시하는 메모리 시스템은 여러 개의 결함 있는 메모리칩을 겹쳐 쌓은 3차원 다층 구조를 가진다. 이들 칩 간의 신호 선은 through silicon via (TSV)를 통하여 연결한다. 각 칩의 결함이 있는 메모리 셀이 포함된 구역이 칩 마다 서로 다르도록 칩을 분류하여 선택한다. 이 메모리들의 결함이 없는 셀 구역만을 모아 조합하여 전체가 결함이 없는 메모리 시스템이 되도록 한다. 독립적인 주소지정 가능한 n 개의 storage block을 가진 메모리 각각에 k 개의 결함 있는 storage block이 있는 경우 k+1 개의 여유 칩이 조합되어야 한다.

Keywords

References

  1. D. Niggemeyer, J. Otterstedt, and M. Redeker, "A defect-tolerant DRAM employing a hierarchical redundancy scheme, built-in self-test and self-reconfiguration," Proceedings International Workshop on Memory Technology, Design and Testing, pp.33-40, San Jose, USA, August 1997.
  2. G. Venkatasubramanian, P. O. Boykin and R. J. Figueiredo, "Design of high-yield defect-tolerant self-assembled nanoscale memories", 2007 IEEE International Symposium on Nanoscale Architecture, pp. 77-84, San Jose, USA, October 2007.
  3. M. Motoyoshi, "Through-silicon via (TSV)," Proceedings of the IEEE, vol. 97, no.1, pp. 43-48, January 2009. https://doi.org/10.1109/JPROC.2008.2007462
  4. T. Yasufuku1, et al., "Effect of resistance of TSV's on performance of boost converter for low power 3D SSD with NAND flash memories," IEEE International Conference on 3D System Integration, San Francisco, USA, September 2009.
  5. D. M. Jang, et al., "Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV)," Proc. IEEE Int'l Electronic Components and Tech. Conf., pp. 847-850, June 2007.
  6. D. Gerke, NASA 2009 Body of Knowledge (BoK): Through-Silicon Via Technology, JPL Publication 09-28 11/09, NASA WBS: 724927.40.43, JPL Project Number: 103982, Task Number:03.03.15, download from http://nepp.nasa.gov(April1,2010)
  7. 유영갑, 한선경, 결함 메모리를 이용한 정상적인 메모리 시스템 구현방법, 특허청 등록번호 0336434, 특허청, 2002.