The Journal of the Korea institute of electronic communication sciences (한국전자통신학회논문지)

Korea Institute of Electronic Communication Science (한국전자통신학회)
권호 표지
DOI QR코드

DOI QR Code

Design of BCH Code Decoder using Parallel CRC Generation

병렬 CRC 생성 방식을 활용한 BCH 코드 복호기 설계

  • 갈홍주 (서울과학기술대학교 전자IT미디어공학과) ;
  • 문현찬 (서울과학기술대학교 전자IT미디어공학과) ;
  • 이원영 (서울과학기술대학교 전자IT미디어공학과)
  • Received : 2018.02.23
  • Accepted : 2018.04.15
  • Published : 2018.04.30
Download PDF
⟨ Previous Next ⟩

Abstract

This paper introduces a BCH code decoder using parallel CRC(: Cyclic Redundancy Check) generation. Using a conventional parallel syndrome generator with a LFSR(: Linear Feedback Shift Register), it takes up a lot of space for a short code. The proposed decoder uses the parallel CRC method that is widely used to compute the checksum. This scheme optimizes the a syndrome generator in the decoder by eliminating redundant xor operation compared with the parallel LFSR and thus minimizes chip area and propagation delay. In simulation results, the proposed decoder has accomplished propagation delay reduction of 2.01 ns as compared to the conventional scheme. The proposed decoder has been designed and synthesized in $0.35-{\mu}m$ CMOS process.

본 논문은 병렬 CRC 생성 방식을 적용한 BCH 코드 복호기를 소개한다. 기존에 사용되는 병렬 신드롬 생성기로 LFSR(: Linear Feedback Shift Register)을 변형한 방식을 사용하면 짧은 길이의 코드에 적용하는 데 많은 면적을 차지한다. 제안하는 복호기는 짧은 길이 코드워드의 복호화를 위해 병렬 CRC(: Cyclic Redundancy Check)에서 체크섬을 계산하는 데 사용되는 방식을 활용하였다. 이 방식은 병렬 LFSR과 비교해 중복된 xor연산을 제거해 최적화된 조합회로로 크기가 작고 짧은 전파지연을 갖는다. 시뮬레이션 결과 기존 방식 대비 최대 2.01ns의 지연시간 단축 효과를 볼 수 있다. 제안하는 복호기는 $0.35-{\mu}m$ CMOS 공정을 이용하여 설계하고 합성되었다.

Keywords

References

  1. E. Jang, "LDPC Coding for image data and FPGA Implementation of LDPC Decoder," J. of the Korea institute of Electronic Communication Science, vol. 12, no. 4, 2017, pp. 569-574. https://doi.org/10.13067/JKIECS.2017.12.4.569
  2. J. Jung, Y. Lee, and H. Shin, "A Study on Forward Error Correction of Long-Distance Submarine Optical Communication Systems," J. of the Korea institute of Electronic Communication Science, vol. 3, no. 3, 2008, pp. 170-176.
  3. A. Doniyor and H. Suh, "An Efficient Algorithm for finding Optimal Spans to determine R=1/2 Rate Systematic Convolutional Self-Doubly Orthogonal Codes," J. of the Korea institute of Electronic Communication Science, vol. 10, no. 11, 2015, pp. 1239-1244. https://doi.org/10.13067/JKIECS.2015.10.11.1239
  4. S. Lin and D. J. Costello, Error Control Coding, Saddle River: Prentice Hall, 2004.
  5. Y. Wang and X. Zhang, "Research on the Steganography Robustness Method of BCH Single Coefficient," The Open Automation and Control Systems J., vol. 7, no. 1, 2015, pp. 910-915. https://doi.org/10.2174/1874444301507010910
  6. H. Wei, X. Cui, Q. Zhang, and Y. Jin, "An Enhanced Decoder for Multiple-bit Error Correcting BCH Codes," In Proc. IEEE 11th Int. Conf. on ASIC, Chengdu, China, Nov. 2015.
  7. E. Stavinov, "A Practical Parallel CRC Generation Method," Circuit Cellar, Issue 234, no. 1, Jan. 2010, pp. 38-45.
  8. G. Albertengo and R. Sisto, "Parallel CRC Generation," IEEE Micro, vol. 10, no. 5, Oct. 1990, pp. 63-71. https://doi.org/10.1109/40.60527
  9. W. Choi, J. Lee, and W. Sung "Design of High-performance Parallel BCH Decoder for Error Collection in MLC Flash Memory," J. of the Korea Contents Association, vol. 16, no. 3, Mar. 2016, pp. 91-101. https://doi.org/10.5392/JKCA.2016.16.03.091
  10. J. Zhang, Z. Wang, Q. Hu, and J. Xiao, "Optimized Design for High-speed Parallel BCH Encoder," In Proc. 2005 IEEE Int. Workshop on VLSI Design and Video Technology, Suzhou, China, May 2005.