A Study on Design and Reliability Assessment for Embedded Hot-Standby Sparing FT System Using Self-Checking Logic

자기검사회로를 이용한 대기이중계구조 결함허용제어기의 설계 및 신뢰도평가에 관한 연구

  • 이재호 (한국철도기술연구원, 전기신호연구본부) ;
  • 이강미 (한국철도기술연구원, 전기신호연구본부) ;
  • 김용규 (한국철도기술연구원, 전기신호연구본부) ;
  • 신덕호 (한국철도기술연구원, 전기신호연구본부)
  • Published : 2006.12.30

Abstract

Hot Standby sparing system detecting faults by using software, and being tolerant any faults by using Hardware Redundancy is difficult to perform quantitative reliability prediction and to detect real time faults. Therefore, this paper designs Hot Standby sparing system using hardware basis self checking logic in order to overcome this problem. It also performs failure mode analysis of Hot Standby sparing system with designed self checking logic by using FMEA (Failure Mode Effect Analysis), and identifies reliability assessment of the controller designed by quantifying the numbers of failure development by using FTA (Fault Tree Analysis)

Keywords

References

  1. Dhiraj K. Pradhan (1996), 'Fault-Tolerant computer system Design', Prentice Hall
  2. 김영태 (2006), '철도신호제어시스템(개정4판)'
  3. Barry W. Johnson (1989), 'Design and Analysis of Fault-Tolerant Digital Systems'
  4. MIL-STD-1629A (1980),'Procedures for Performing a FMECA'
  5. UIC (2003), 'ERTMS/ETCS-Class1, FMEA for Interface to/from an Adjacent RBC-in Application Level2'