JSTS:Journal of Semiconductor Technology and Science

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지
DOI QR코드

DOI QR Code

A Design of Vernier Coarse-Fine Time-to-Digital Converter using Single Time Amplifier

  • Lee, Jongsuk (School of Electronic Engineering, Soongsil University) ;
  • Moon, Yong (School of Electronic Engineering, Soongsil University)
  • Received : 2012.03.18
  • Published : 2012.12.31
Download PDF
⟨ Previous Next ⟩

Abstract

A Coarse-Fine Time-to-Digital Converter (TDC) using the single time amplifier is proposed. A vernier delay line is used to overcome process dependency and the 2-stage time amplifier is designed to have high resolution by increasing the gain of the time amplifier. Single time amplifier architecture reduces the silicon area of the TDC and alleviates mismatch effect between time amplifiers. The proposed TDC is implemented in $0.18{\mu}m$ CMOS process with the supply voltage of 1.8 V. The measured results show that the resolution of the TDC is 0.73 ps with 10-bit digital output, although highend process is not applied. The single time amplifier architecture reduces 13% of chip area compared to previous work. By reducing the supply voltage, the linearity of the TDC is enhanced and the resolution is decreased to 1.45 ps.

Keywords

References

  1. P. Dudek, S. Szczepanski, and J. V. Hatfield, "A high-resolution CMOS time-to-digital converter utillizing a Vernier delay line," IEEE J. Solid-State Circuits, Vol. 35, No. 2, pp. 240-247, Feb., 2000. https://doi.org/10.1109/4.823449
  2. M. Lee and Asad A, Abidi, "A 9b, 1.25ps resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue," IEEE J. Solid-State Circuits, Vol. 43, No. 4, pp. 769-777, Apr., 2008. https://doi.org/10.1109/JSSC.2008.917405
  3. A. M. Abas, G. Russell, and D. J. Kinniment, "Design of sub 10-picoseconds on-chip time measurement circuit," in Proc. Design Automation Test Europe Conf, Vol. 2, pp. 804-809, Feb., 2004.
  4. J. P. Janson et al., "A CMOS time-to-digital converter with better than 10ps single-shot precision," IEEE J. Solid-State Circuits, Vol. 41, No. 6, pp. 1286-1296, June, 2006. https://doi.org/10.1109/JSSC.2006.874281
  5. Jianjun Yu, Dai, F. F., Jaeger, R. CA, "12-Bit Vernier Ring Time-to-Digital Converter in 0.13${\mu}m$ CMOS Technology." IEEE J. Solid-State Circuits, Vol. 45, No. 4, pp. 830-842, Apr., 2010. https://doi.org/10.1109/JSSC.2010.2040306
  6. H. K. Chi et al, "A 500MHz-to-1.2GHz Reset Free Delay Locked Loop for Memory Controller with Hysteresis Coarse Lock Detector," JSTS, Vol. 11, No. 2, pp. 73-79, June, 2011. https://doi.org/10.5573/JSTS.2011.11.2.073
  7. M. Z. Straayer and M. H. Perrott, "A multi-path gated ring oscillator TDC with first-order noise shaping," IEEE J. Solid-State Circuits, Vol. 44, No. 4, pp. 1089-1098, Apr., 2009. https://doi.org/10.1109/JSSC.2009.2014709
  8. Kuo-Hsing Chenf, Chang-Chien Hu, Jen-Chieh Liu, and Hong-Yi Huang, "A Time-to-Digital Converter Using Multi-Phase-Sampling and Time Amplifier for All Digital Phase-Lockde Loop," IEEE DDECS, pp. 285-288, Apr., 2010.
  9. Ying. Cao, Leroux, P., De Cock, W., Steyaert, M., "1.7 mW 11b 1-1-1 MASH ${\Delta}$ ${\Sigma}$ Time-to-Digital Converter," ISSCC, Dig. Tech. Papers, pp. 480-481, Feb., 2011.

Cited by

  1. Analysis of an Open-Loop Time Amplifier With a Time Gain Determined by the Ratio of Bias Current vol.61, pp.7, 2014, https://doi.org/10.1109/TCSII.2014.2328800